maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
180,122 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

61 Commits

Author SHA1 Message Date
Sirish Pande 96e8ee17e0 Hexagon V5 (Floating Point) Support. 
llvm-svn: 154829
 2012-04-16 17:05:06 +00:00
Sirish Pande 0e6e36d1d0 Add support for Hexagon Architectural feature, New Value Jump. 
llvm-svn: 154696
 2012-04-13 20:22:31 +00:00
Sirish Pande a8071a0f88 Pass to replace tranfer/copy instructions into combine instruction where possible. 
llvm-svn: 154695
 2012-04-13 20:22:19 +00:00
Sirish Pande b486144c12 HexagonPacketizer patch. 
llvm-svn: 154616
 2012-04-12 21:06:38 +00:00
Evandro Menezes 5cee621c88 Hexagon: enable assembler output through the MC layer. 
llvm-svn: 154597
 2012-04-12 17:55:53 +00:00
Sirish Pande 2a783d5b94 Efficient pattern for store truncate. Patch by Evandro Menezes. 
llvm-svn: 151166
 2012-02-22 16:45:10 +00:00
Sirish Pande 30804c24ca Optimize redundant sign extends and negation of predicates. 
llvm-svn: 150606
 2012-02-15 18:52:27 +00:00
Eric Christopher d9811eb7be Revert "Optimize redundant sign extends and negation of predicates" 
as it's breaking the build.

This reverts commit 11241abca5e2a313412fed594bb9d9fa2a2057fb.

llvm-svn: 150604
 2012-02-15 18:32:25 +00:00
Sirish Pande 4736aee81e Optimize redundant sign extends and negation of predicates 
llvm-svn: 150601
 2012-02-15 18:22:18 +00:00
Brendon Cahoon 6f35837048 Use TSFlag bit to describe instruction properties. 
Creating the isPredicated TSFlag enables the code
to use the property defined in the instruction format
instead of using a large switch statement.

llvm-svn: 150078
 2012-02-08 18:25:47 +00:00
Tony Linthicum 1213a7a57f Hexagon backend support 
llvm-svn: 146412
 2011-12-12 21:14:40 +00:00