maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
143,974 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

10 Commits

Author SHA1 Message Date
Akira Hatanaka 63c0e2c58c Fix test cases in test/CodeGen/Mips. 
llvm-svn: 157868
 2012-06-02 00:05:45 +00:00
Akira Hatanaka 763ab85690 Fix test cases. 
llvm-svn: 156697
 2012-05-12 03:25:16 +00:00
Akira Hatanaka ca41d13bbd Add another peephole pattern for conditional moves. 
llvm-svn: 156460
 2012-05-09 02:29:29 +00:00
Akira Hatanaka 2020e27d6d Do not use $gp as a dedicated global register if the target ABI is not O32. 
llvm-svn: 155522
 2012-04-25 01:24:52 +00:00
Akira Hatanaka b2e05cb6b1 64-bit WrapperPICPat patterns. 
llvm-svn: 146086
 2011-12-07 22:11:43 +00:00
Dan Gohman c32af340fc Change the default scheduler from Latency to ILP, since Latency 
is going away.

llvm-svn: 142810
 2011-10-24 17:45:02 +00:00
Akira Hatanaka 5624707684 Fix test cases. 
Generate code for Mips32r1 unless a Mips32r2 feature is tested.

llvm-svn: 139433
 2011-09-09 23:14:58 +00:00
Akira Hatanaka b406843fe5 Define a wrapper node for target constant nodes (tglobaladdr, etc.). 
Need this to prevent emitting illegal conditional move instructions. 

llvm-svn: 132240
 2011-05-28 01:07:07 +00:00
Jakob Stoklund Olesen f4c9754d5c Fix Mips, Sparc, and XCore tests that were dependent on register allocation. 
Add an extra run with -regalloc=basic to keep them honest.

llvm-svn: 128654
 2011-03-31 18:42:43 +00:00
Bruno Cardoso Lopes f0c6e3780d Match a pattern generated by a dag combiner opt where: 
(select (load (load tga0)) (load tga1)) => (load (select (load tga0) tga1))

Thanks to Akira for pointing that.

llvm-svn: 121163
 2010-12-07 19:00:20 +00:00