86c7b46680
AVX-512: Fixed a bug in extracting subvector from v64i1
...
By Igor Breger (igor.breger@intel.com )
llvm-svn: 238322
2015-05-27 14:09:33 +00:00
3948c590e3
AVX-512: Implemented all forms of sign-extend and zero-extend instructions for KNL and SKX
...
Implemented DAG lowering for all these forms.
Added tests for DAG lowering and encoding.
By Igor Breger (igor.breger@intel.com )
llvm-svn: 238301
2015-05-27 08:15:19 +00:00
f61727d880
AVX-512: fixed algorithm of building vectors of i1 elements
...
fixed extract-insert i1 element,
load i1, zextload i1 should be with "and $1, %reg" to prevent loading garbage.
added a bunch of new tests.
llvm-svn: 237793
2015-05-20 14:32:03 +00:00
08ce53c0ea
AVX-512: Added patterns for scalar-to-vector broadcast
...
llvm-svn: 237558
2015-05-18 07:06:23 +00:00
ad9c396838
AVX-512: Added VBROADCASTF64X4, VBROADCASTF64X2, VBROADCASTI32X8, and other instructions from this set
...
Added encoding tests.
llvm-svn: 237557
2015-05-18 06:42:57 +00:00
1d6a495d6d
AVX-512: fixed a bug in mask operations - (i1 1) pattern
...
Filling k-reg with all-ones value was wrong,
(i1 1) should switch on only one bit in mask register
llvm-svn: 237536
2015-05-17 07:28:51 +00:00
1b2f2f1b37
AVX-512: fixed a bug in encoding of VPSRAQ instrcution,
...
added a bunch of encoding tests.
llvm-svn: 237232
2015-05-13 07:35:05 +00:00
0d7e9364d1
AVX-512: Added SKX instructions and intrinsics:
...
{add/sub/mul/div/} x {ps/pd} x {128/256} 2. max/min with sae
By Asaf Badouh (asaf.badouh@intel.com )
llvm-svn: 236971
2015-05-11 06:05:05 +00:00
75d1489326
AVX-512: fixed a bug in i1 vectors lowering
...
llvm-svn: 236947
2015-05-10 10:33:32 +00:00
29792e9a80
AVX-512: Added all forms of FP compare instructions for KNL and SKX.
...
Added intrinsics for the instructions. CC parameter of the intrinsics was changed from i8 to i32 according to the spec.
By Igor Breger (igor.breger@intel.com )
llvm-svn: 236714
2015-05-07 11:24:42 +00:00
60eb9db7bb
AVX-512: added calling convention for i1 vectors in 32-bit mode.
...
Fixed some bugs in extend/truncate for AVX-512 target.
Removed VBROADCASTM (masked broadcast) node, since it is not used any more.
llvm-svn: 236420
2015-05-04 12:40:50 +00:00
52266388f8
AVX-512: added integer "add" and "sub" instructions with saturation for SKX
...
with intrinsics and tests
by Asaf Badouh (asaf.badouh@intel.com )
llvm-svn: 236418
2015-05-04 12:35:55 +00:00
2557a22be7
AVX-512: Added VPACK* instructions forms for KNL and SKX
...
and their intrinsics
by Asaf Badouh (asaf.badouh@intel.com )
llvm-svn: 236414
2015-05-04 09:14:02 +00:00
e1eda8a9e6
Masked gather and scatter - added DAGCombine visitors
...
and AVX-512 instruction selection patterns.
All other patches, including tests will follow.
http://reviews.llvm.org/D7665
llvm-svn: 236211
2015-04-30 08:38:48 +00:00
d1084c5b3f
AVX-512: Extend/Truncate operations for SKX,
...
SETCC for bit-vectors
llvm-svn: 235875
2015-04-27 12:57:59 +00:00
0e6d6d54ce
AVX-512: Added VPMOVx2M instructions for SKX,
...
fixed encoding of VPMOVM2x.
llvm-svn: 235385
2015-04-21 14:38:31 +00:00
431b81e41f
AVX-512: Added VPTESTM and VPTESTNM instructions for SKX
...
llvm-svn: 235383
2015-04-21 13:13:46 +00:00
50b88ddb87
AVX-512: Added logical and arithmetic instructions for SKX
...
by Asaf Badouh (asaf.badouh@intel.com )
llvm-svn: 235375
2015-04-21 10:27:40 +00:00
1eeece1285
AVX-512: intrinsics for VPADD, VPMULDQ and VPSUB
...
by Asaf Badouh (asaf.badouh@intel.com )
llvm-svn: 233906
2015-04-02 10:51:40 +00:00
d8fda62247
AVX-512: blank lines, duplicated tests, no functional changes
...
see comments http://reviews.llvm.org/D6835
llvm-svn: 233528
2015-03-30 09:29:28 +00:00
72e3ccc375
AVX-512: Fixed the "commutative" property flag in VPANDN instruction
...
By Asaf Badouh (asaf.badouh@intel.com )
llvm-svn: 233489
2015-03-29 09:14:29 +00:00
5d06b4c80c
AVX-512: Added encoding tests for VPROR, VPROL instructions,
...
fixed opcode.
llvm-svn: 232018
2015-03-12 07:28:41 +00:00
0b9dbe33aa
AVX-512: Added SKX forms of shift instructions.
...
Added rotation instructions, encoding only.
Added encoding tests for all these forms.
llvm-svn: 231916
2015-03-11 10:25:42 +00:00
de05f10de2
AVX-512, SKX: Enabled masked_load/store operations for this target.
...
Added lowering for ISD::CONCAT_VECTORS and ISD::INSERT_SUBVECTOR for i1 vectors,
it is needed to pass all masked_memop.ll tests for SKX.
llvm-svn: 231371
2015-03-05 15:11:35 +00:00
d207f17fa1
AVX-512: Moved patterns for masked load/store under avx_store, avx_load classes.
...
No functional changes.
llvm-svn: 231069
2015-03-03 15:03:35 +00:00
2689d78909
AVX-512: Simplified MOV patterns, no functional changes.
...
llvm-svn: 230954
2015-03-02 12:46:21 +00:00
09b27e7b24
[X86] Fix diassembler crash on AVX512 cmpps/cmppd with immediate that doesn't fit in 5-bits. Fixes PR22743.
...
llvm-svn: 230924
2015-03-02 00:22:29 +00:00
0995479e67
Reverted 230471 - gather scatter handling in table gen.
...
llvm-svn: 230892
2015-03-01 08:23:41 +00:00
02ffd26023
AVX-512: Added mask and rounding mode for scalar arithmetics
...
Added more tests for scalar instructions to destinguish between AVX and AVX-512 forms.
llvm-svn: 230891
2015-03-01 07:44:04 +00:00
56eadcf5ce
AVX-512: Gather and Scatter patterns
...
Gather and scatter instructions additionally write to one of the source operands - mask register.
In this case Gather has 2 destination values - the loaded value and the mask.
Till now we did not support code gen pattern for gather - the instruction was generated from
intrinsic only and machine node was hardcoded.
When we introduce the masked_gather node, we need to select instruction automatically,
in the standard way.
I added a flag "hasTwoExplicitDefs" that allows to handle 2 destination operands.
(Some code in the X86InstrFragmentsSIMD.td is commented out, just to split one big
patch in many small patches)
llvm-svn: 230471
2015-02-25 09:46:31 +00:00
52e81bc499
AVX-512: recommitted 229837 + bugfix + test
...
llvm-svn: 230223
2015-02-23 15:12:31 +00:00
0d94fa98e5
Revert "AVX-512: Full implementation for VRNDSCALESS/SD instructions and intrinsics."
...
The instructions were being generated on architectures that don't support avx512.
This reverts commit r229837.
llvm-svn: 229942
2015-02-20 00:45:28 +00:00
06b32cdfed
Add a license header to the AVX512 file.
...
llvm-svn: 229941
2015-02-20 00:36:53 +00:00
69e8b45b13
AVX-512: Full implementation for VRNDSCALESS/SD instructions and intrinsics.
...
llvm-svn: 229837
2015-02-19 10:48:04 +00:00
714f23bcdb
AVX-512: Added support for FP instructions with embedded rounding mode.
...
By Asaf Badouh <asaf.badouh@intel.com>
llvm-svn: 229645
2015-02-18 07:59:20 +00:00
ba84672519
AVX-512: changes in intel_ocl_bi calling conventions
...
- added mask types v8i1 and v16i1 to possible function parameters
- enabled passing 512-bit vectors in standard CC
- added a test for KNL intel_ocl_bi conventions
llvm-svn: 229482
2015-02-17 09:20:12 +00:00
d2cb3c8876
AVX-512: Fixed the "test" operation for i1 type
...
Using KORTESTW for comparison i1 value with zero was wrong since the instruction tests 16 bits.
KORTESTW may be used with KSHIFTL+KSHIFTR that clean the 15 upper bits.
I removed (X86cmp i1, 0) pattern and zero-extend i1 to i8 and then use TESTB.
There are some cases where i1 is in the mask register and the upper bits are already zeroed.
Then KORTESTW is the better solution, but it is subject for optimization.
Meanwhile, I'm fixing the correctness issue.
llvm-svn: 228916
2015-02-12 08:40:34 +00:00
820d49270d
[X86] Remove 'memop' uses from AVX512. Use 'load' instead.
...
llvm-svn: 228562
2015-02-09 04:04:50 +00:00
7b0dd39db6
AVX-512: Added FMA intrinsics with rounding mode
...
By Asaf Badouh and Elena Demikhovsky
Added special nodes for rounding: FMADD_RND, FMSUB_RND..
It will prevent merge between nodes with rounding and other standard nodes.
llvm-svn: 227303
2015-01-28 10:21:27 +00:00
7d3c6d307a
[X86] Teach disassembler to handle illegal immediates on AVX512 integer compare instructions.
...
llvm-svn: 227302
2015-01-28 10:09:56 +00:00
1a603b3f13
AVX-512: Changes in operations on masks registers for KNL and SKX
...
- Added KSHIFTB/D/Q for skx
- Added KORTESTB/D/Q for skx
- Fixed store operation for v8i1 type for KNL
- Store size of v8i1, v4i1 and v2i1 are changed to 8 bits
llvm-svn: 227043
2015-01-25 12:47:15 +00:00
ca8e179bc2
[X86] Give scalar VRNDSCALE instructions priority in AVX512 mode.
...
llvm-svn: 227039
2015-01-25 08:49:22 +00:00
1d60952401
Simplify a multiclass. No functional change.
...
llvm-svn: 227038
2015-01-25 08:49:19 +00:00
53a846764c
[X86] Replace i32i8imm on SSE/AVX instructions with i32u8imm which will make the assembler bounds check them. It will also make them print as unsigned.
...
llvm-svn: 227032
2015-01-25 02:21:16 +00:00
fc946a0e6f
[X86] Use u8imm in several places that used i32i8imm that don't require an i32 type.
...
llvm-svn: 227031
2015-01-25 02:21:13 +00:00
46469aa4da
[X86] Add IntrNoMem to the AVX512 conflict intrinsics.
...
llvm-svn: 226897
2015-01-23 06:11:45 +00:00
e0c8e8f6a7
Revert r226798. Guess I missed the patterns.
...
llvm-svn: 226802
2015-01-22 09:01:20 +00:00
ffef4cf1e1
Use u8imm instead of i32i8imm on a couple instructions that have no patterns and thus no reason to use a larger operand size.
...
llvm-svn: 226798
2015-01-22 08:53:11 +00:00
9b39e54001
[X86] Remove some unused multiclasses from AVX512 instruction file.
...
llvm-svn: 226797
2015-01-22 08:53:08 +00:00
7ff6ab30a9
[X86] Convert all the i8imm used by AVX512 and MMX instructions to u8imm.
...
llvm-svn: 226646
2015-01-21 08:43:49 +00:00
Elena Demikhovsky