maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
302,082 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

6 Commits

Author SHA1 Message Date
Nirav Dave 07acc992dc [DAGCombine] Improve Load-Store Forwarding 
Summary:
Extend analysis forwarding loads from preceeding stores to work with
extended loads and truncated stores to the same address so long as the
load is fully subsumed by the store.

Hexagon's swp-epilog-phis.ll and swp-memrefs-epilog1.ll test are
deleted as they've no longer seem to be relevant.

Reviewers: RKSimon, rnk, kparzysz, javed.absar

Subscribers: sdardis, nemanjai, hiraditya, atanasyan, llvm-commits

Differential Revision: https://reviews.llvm.org/D49200

llvm-svn: 344142
 2018-10-10 14:15:52 +00:00
Krzysztof Parzyszek 18484de34b [Hexagon] Update more testcases 
llvm-svn: 326830
 2018-03-06 19:15:58 +00:00
Krzysztof Parzyszek a72fad980c [Hexagon] Replace instruction definitions with auto-generated ones 
llvm-svn: 294753
 2017-02-10 15:33:13 +00:00
Krzysztof Parzyszek bba0bf7d37 [Hexagon] Improve patterns with stack-based addressing 
- Treat bitwise OR with a frame index as an ADD wherever possible, fold it
  into addressing mode.
- Extend patterns for memops to allow memops with frame indexes as address
  operands.

llvm-svn: 275569
 2016-07-15 15:35:52 +00:00
Krzysztof Parzyszek ced9941cd4 [Hexagon] Bit-based instruction simplification 
Analyze bit patterns of operands and values of instructions to perform
various simplifications, dead/redundant code elimination, etc.

llvm-svn: 250868
 2015-10-20 22:57:13 +00:00
Krzysztof Parzyszek d5972bdaf8 Missed testcase for r232577 
llvm-svn: 232578
 2015-03-18 00:44:46 +00:00