Silviu Baranga
|
ddc67a7655
|
Added the missing bit definition for the 4th bit of the STR (post reg) instruction. It is now set to 0. The patch also sets the unpredictable mask for SEL and SXTB-type instructions.
llvm-svn: 156609
|
2012-05-11 09:28:27 +00:00 |