435a653437
[mips][dsp] Fix use without def on DSPCtrl registers read by rddsp intrinsic.
...
Reviewers: sdardis
Subscribers: dsanders, sdardis, llvm-commits
Differential Revision: http://reviews.llvm.org/D21063
llvm-svn: 272647
2016-06-14 09:29:46 +00:00
826f8b3d0c
[mips][mips64r6] madd/maddu/msub/msubu are not available on MIPS32r6/MIPS64r6
...
Summary:
This patch disables madd/maddu/msub/msubu in both the assembler and code
generator.
Depends on D3896
Reviewers: jkolek, zoran.jovanovic, vmedic
Reviewed By: vmedic
Differential Revision: http://reviews.llvm.org/D3955
llvm-svn: 210762
2014-06-12 10:54:16 +00:00
e86bd4f652
[mips] Split the DSP control register and define one register for each field of
...
its fields.
This removes false dependencies between DSP instructions which access different
fields of the the control register. Implicit register operands are added to
instructions RDDSP and WRDSP after instruction selection, depending on the
value of the mask operand.
llvm-svn: 181041
2013-05-03 18:37:49 +00:00
044d028e3c
MIPS DSP: add operands to make sure instruction strings are being matched.
...
llvm-svn: 164849
2012-09-28 21:23:16 +00:00
d66f489640
MIPS DSP: other miscellaneous instructions.
...
llvm-svn: 164845
2012-09-28 20:50:31 +00:00
a9183eda74
MIPS DSP: ABSQ_S.PH instruction sub-class.
...
llvm-svn: 164787
2012-09-27 19:09:21 +00:00
892b1046c6
MIPS DSP: SHLL.QB instruction sub-class.
...
llvm-svn: 164786
2012-09-27 19:05:08 +00:00
9e4e5a87c4
Test case for r164755 and 164756.
...
llvm-svn: 164757
2012-09-27 04:12:30 +00:00
d09642beb3
MIPS DSP: ADDU.QB instruction sub-class.
...
llvm-svn: 164754
2012-09-27 03:13:59 +00:00
e4bd054f98
MIPS DSP: Branch on Greater Than or Equal To Value 32 in DSPControl Pos Field instruction.
...
llvm-svn: 164751
2012-09-27 02:15:57 +00:00
9061a46443
MIPS DSP: all the remaining instructions which read or write accumulators.
...
llvm-svn: 164750
2012-09-27 02:11:20 +00:00
1babeaa44c
MIPS DSP: add support for extract-word instructions.
...
llvm-svn: 164749
2012-09-27 02:05:42 +00:00
Daniel Sanders