maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
248,648 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

1 Commits

Author SHA1 Message Date
Ulrich Weigand 3946877f88 Do not consider a machine instruction that uses and defines the same 
physical register as candidate for common subexpression elimination
in MachineCSE.

This fixes a bug on PowerPC in MultiSource/Applications/oggenc/oggenc
caused by MachineCSE invalidly merging two separate DYNALLOC insns.

llvm-svn: 167855
 2012-11-13 18:40:58 +00:00