maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
25,492 Commits 23 Branches 0 Tags 2.2 GiB
Commit Graph

493 Commits

Author SHA1 Message Date
Jim Laskey a44f6269bf 1. Simplfy bit operations. 
2. Coalesce instruction cases.

llvm-svn: 29135
 2006-07-13 21:02:53 +00:00
Jim Laskey 23bd480cea Move base value of instruction to lookup table to prepare for case reduction. 
llvm-svn: 29122
 2006-07-12 19:15:43 +00:00
Jim Laskey f7300b2706 It was pointed out that DEBUG() is only available with -debug. 
llvm-svn: 29106
 2006-07-11 18:25:13 +00:00
Jim Laskey c3d341ea98 Ensure that dump calls that are associated with asserts are removed from 
non-debug build.

llvm-svn: 29105
 2006-07-11 17:58:07 +00:00
Jim Laskey 57e4363171 Reduce bloat in target libraries by removing per machine instruction assertion 
from code emitter generation.

llvm-svn: 29097
 2006-07-11 01:25:59 +00:00
Chris Lattner f0858cb910 tblgen uses EH 
llvm-svn: 29034
 2006-07-07 00:21:17 +00:00
Evan Cheng d19938834b Ugly hack! Add helper functions InsertInFlightSetEntry and 
RemoveInFlightSetEntry. They are used in place of direct set operators to
reduce instruction selection function stack size.

llvm-svn: 28987
 2006-06-29 23:57:05 +00:00
Chris Lattner 3c71a13e06 Fix an error message regression. Print: 
LI8:    (LI8:i64 (imm:i64):$imm)
instead of:
  LI8:    (LI8:MVT::i64 (imm:MVT::i64):$imm)

llvm-svn: 28868
 2006-06-20 00:56:37 +00:00
Chris Lattner c23e641055 Don't require src/dst patterns to be able to fully resolve their types, 
because information about one can help refine the other.  This allows us to
write:

def : Pat<(i32 (extload xaddr:$src, i8)),
          (LBZX xaddr:$src)>;

as:

def : Pat<(extload xaddr:$src, i8),
          (LBZX xaddr:$src)>;

because tblgen knows LBZX returns i32.

llvm-svn: 28865
 2006-06-20 00:31:27 +00:00
Chris Lattner 9500b343db Make sure to use the result of the pattern to infer the result type of the 
instruction, and the result type of the instruction to refine the pattern.
This allows us to write things like this:

def : Pat<(v2i64 (bitconvert (v16i8 VR128:$src))), (v2i64 VR128:$src)>;

as:
def : Pat<(v2i64 (bitconvert (v16i8 VR128:$src))), (VR128:$src)>

and fixes a ppc64 issue.

llvm-svn: 28863
 2006-06-20 00:18:02 +00:00
Chris Lattner 4b464768d1 Improve a comment. 
llvm-svn: 28833
 2006-06-16 18:25:06 +00:00
Evan Cheng 55772ccfd6 Instructions with variable operands (variable_ops) can have a number required 
operands. e.g.
def CALL32r : I<0xFF, MRM2r, (ops GR32:$dst, variable_ops),
                "call {*}$dst", [(X86call GR32:$dst)]>;
TableGen should emit operand informations for the "required" operands.

Added a target instruction info flag M_VARIABLE_OPS to indicate the target
instruction may have more operands in addition to the minimum required
operands.

llvm-svn: 28791
 2006-06-15 07:22:16 +00:00
Evan Cheng 5d038cf802 Allow more use of iPTR in patterns. 
llvm-svn: 28790
 2006-06-15 00:16:37 +00:00
Evan Cheng ff7c28dfdd Added support for variable_ops. 
llvm-svn: 28788
 2006-06-14 22:22:20 +00:00
Evan Cheng 1ce02e4c49 Fix support for optional input flag. 
llvm-svn: 28784
 2006-06-14 19:27:50 +00:00
Evan Cheng 632ee8de55 getOperandNum(): error if specified operand number is out of range. 
llvm-svn: 28775
 2006-06-13 21:47:27 +00:00
Chris Lattner deafba0325 Wrap to 80 cols 
llvm-svn: 28743
 2006-06-09 23:59:44 +00:00
Reid Spencer 5cb722f320 Don't build tblgen with -pedantic or -Wno-long-long 
llvm-svn: 28638
 2006-06-01 18:20:23 +00:00
Evan Cheng cc8c0233b6 Can't trust NodeDepth when checking for possibility of load folding creating 
a cycle. This increase the search space and will increase compile time (in
practice it appears to be small, e.g. 176.gcc goes from 62 sec to 65 sec)
that will be addressed later.

llvm-svn: 28476
 2006-05-25 20:16:55 +00:00
Evan Cheng 07a4e5ceb1 Fixed a really ugly bug. The TableGen'd isel is not freeing the "inflight set" 
correctly. That is causing non-deterministic behavior (and possibly preventing
some load folding from happening).

llvm-svn: 28458
 2006-05-25 00:21:44 +00:00
Chris Lattner e7549961cf Don't make zero-sized static arrays 
llvm-svn: 28448
 2006-05-24 17:31:02 +00:00
Chris Lattner aa2372562e Patches to make the LLVM sources more -pedantic clean. Patch provided 
by Anton Korobeynikov!  This is a step towards closing PR786.

llvm-svn: 28447
 2006-05-24 17:04:05 +00:00
Evan Cheng 886e8f35aa Now that iPTR is a fully resolved type. We end up losing the type check for 
patterns that look like this:

def : Pat<(i32 (X86Wrapper tconstpool  :$dst)), (MOV32ri tconstpool  :$dst)>;

InsertOneTypeCheck should copy the type from the resolved pattern to the
unresolved one as long as there types are different.

llvm-svn: 28389
 2006-05-19 07:24:32 +00:00
Evan Cheng d8e2f6ebc1 lib/Target/Target.td 
llvm-svn: 28386
 2006-05-18 20:42:07 +00:00
Evan Cheng fe72285033 Don't generate getCalleeSaveReg and getCalleeSaveRegClasses anymore. 
llvm-svn: 28376
 2006-05-18 00:08:46 +00:00
Evan Cheng 318a68e1ee Typo 
llvm-svn: 28366
 2006-05-17 20:55:51 +00:00
Evan Cheng f5ef47fe74 Remove PointerType from target definition. Use abstract type MVT::iPTR to 
represent pointer type.

llvm-svn: 28363
 2006-05-17 20:37:59 +00:00
Evan Cheng d985d66781 Allow patterns to refer to physical registers that belong to multiple 
register classes.

llvm-svn: 28323
 2006-05-16 07:05:30 +00:00
Evan Cheng 21c7c23d7e Noop instruction 
llvm-svn: 28241
 2006-05-12 07:47:00 +00:00
Evan Cheng e2c1aedc23 Unused instruction 
llvm-svn: 28240
 2006-05-12 07:42:01 +00:00
Evan Cheng 229a6d0026 Also add super- register classes info. 
llvm-svn: 28221
 2006-05-11 07:30:26 +00:00
Evan Cheng 32982836b6 Watch out for the following case: 
1. Use expects a chain output.
2. Node is expanded into multiple target ops.
3. One of the inner node produces a chain, the outer most one doesn't.

llvm-svn: 28209
 2006-05-10 02:47:57 +00:00
Evan Cheng d2b8067748 Fix a load folding bug. It is exposed by a multi- resulting instructions 
def : Pat<> pattern.

llvm-svn: 28208
 2006-05-10 00:05:46 +00:00
Evan Cheng 5e7ba0b049 Add sub-register class information. 
llvm-svn: 28195
 2006-05-09 06:34:26 +00:00
Evan Cheng 386fb9b0fd Set isStore of instructions with ISD::TRUNCSTORE root node. 
llvm-svn: 28075
 2006-05-03 02:08:34 +00:00
Chris Lattner 4b177f089e Put instruction names into the first non TargetInstrInfo namespace found. 
llvm-svn: 28043
 2006-05-01 23:46:16 +00:00
Chris Lattner 017b93dd7c instructions can be in different namespaces. Make sure to use the right 
one for each instruction.

llvm-svn: 28038
 2006-05-01 17:01:17 +00:00
Evan Cheng 8e63393bc3 Formating 
llvm-svn: 28036
 2006-05-01 09:30:17 +00:00
Evan Cheng c2ef5e34a8 Mark instructions whose pattern is (store ...) isStore. 
llvm-svn: 28032
 2006-05-01 09:04:20 +00:00
Evan Cheng c5e8ce8b8c Remove the temporary option: -no-isel-fold-inflight 
llvm-svn: 28012
 2006-04-28 18:54:11 +00:00
Evan Cheng 54acf6eddc When isel'ing a node, mark its operands "InFlight" before selecting them. These 
nodes should not be folded into other nodes.
This fixes the miscompilation of PR 749.
Temporarily under flag control.

llvm-svn: 28002
 2006-04-28 02:08:10 +00:00
Nate Begeman 4ca2ea5b43 JumpTable support! What this represents is working asm and jit support for 
x86 and ppc for 100% dense switch statements when relocations are non-PIC.
This support will be extended and enhanced in the coming days to support
PIC, and less dense forms of jump tables.

llvm-svn: 27947
 2006-04-22 18:53:45 +00:00
Chris Lattner 778509c844 Don't fill in fields that no longer exist. 
llvm-svn: 27898
 2006-04-20 18:32:22 +00:00
Evan Cheng 9235d848b7 Rename AddedCost to AddedComplexity. 
llvm-svn: 27841
 2006-04-19 20:36:09 +00:00
Evan Cheng aa3325e925 Allow "let AddedCost = n in" to increase pattern complexity. 
llvm-svn: 27834
 2006-04-19 18:07:24 +00:00
Reid Spencer 56fdf9ed40 Add missing things to the distribution. 
llvm-svn: 27650
 2006-04-13 06:27:20 +00:00
Chris Lattner 989b16e488 Fix a typo: Instr* -> Intr* 
llvm-svn: 27568
 2006-04-10 22:02:59 +00:00
Chris Lattner 726df0bb82 Infer element types for shuffle masks 
llvm-svn: 27456
 2006-04-06 20:36:51 +00:00
Chris Lattner 09575a9b0a rename a method, to avoid confusion with llvm intrinsics. 
llvm-svn: 27455
 2006-04-06 20:19:52 +00:00
Chris Lattner 89df307b61 Adjust the Intrinsics.gen interface a little bit 
llvm-svn: 27345
 2006-04-02 03:35:30 +00:00