forked from OSchip/llvm-project
parent
3c563c5072
commit
ff62819e2f
|
@ -160,6 +160,10 @@ def LDRB : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
||||||
"ldrb $dst, [$addr]",
|
"ldrb $dst, [$addr]",
|
||||||
[(set IntRegs:$dst, (zextloadi8 IntRegs:$addr))]>;
|
[(set IntRegs:$dst, (zextloadi8 IntRegs:$addr))]>;
|
||||||
|
|
||||||
|
def LDRB2 : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
||||||
|
"ldrb $dst, [$addr]",
|
||||||
|
[(set IntRegs:$dst, (extloadi8 IntRegs:$addr))]>;
|
||||||
|
|
||||||
def LDRSB : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
def LDRSB : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
||||||
"ldrsb $dst, [$addr]",
|
"ldrsb $dst, [$addr]",
|
||||||
[(set IntRegs:$dst, (sextloadi8 IntRegs:$addr))]>;
|
[(set IntRegs:$dst, (sextloadi8 IntRegs:$addr))]>;
|
||||||
|
@ -168,6 +172,10 @@ def LDRH : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
||||||
"ldrh $dst, [$addr]",
|
"ldrh $dst, [$addr]",
|
||||||
[(set IntRegs:$dst, (zextloadi16 IntRegs:$addr))]>;
|
[(set IntRegs:$dst, (zextloadi16 IntRegs:$addr))]>;
|
||||||
|
|
||||||
|
def LDRH2 : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
||||||
|
"ldrh $dst, [$addr]",
|
||||||
|
[(set IntRegs:$dst, (extloadi16 IntRegs:$addr))]>;
|
||||||
|
|
||||||
def LDRSH : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
def LDRSH : InstARM<(ops IntRegs:$dst, IntRegs:$addr),
|
||||||
"ldrsh $dst, [$addr]",
|
"ldrsh $dst, [$addr]",
|
||||||
[(set IntRegs:$dst, (sextloadi16 IntRegs:$addr))]>;
|
[(set IntRegs:$dst, (sextloadi16 IntRegs:$addr))]>;
|
||||||
|
|
Loading…
Reference in New Issue