forked from OSchip/llvm-project
rip out the various v2f32 "mmx" handling logic, now that
v2f32 is illegal on x86. llvm-svn: 107609
This commit is contained in:
parent
431e81f2fb
commit
feb2467bf4
|
@ -42,7 +42,7 @@ def RetCC_X86Common : CallingConv<[
|
||||||
|
|
||||||
// MMX vector types are always returned in MM0. If the target doesn't have
|
// MMX vector types are always returned in MM0. If the target doesn't have
|
||||||
// MM0, it doesn't support these vector types.
|
// MM0, it doesn't support these vector types.
|
||||||
CCIfType<[v8i8, v4i16, v2i32, v1i64, v2f32], CCAssignToReg<[MM0]>>,
|
CCIfType<[v8i8, v4i16, v2i32, v1i64], CCAssignToReg<[MM0]>>,
|
||||||
|
|
||||||
// Long double types are always returned in ST0 (even with SSE).
|
// Long double types are always returned in ST0 (even with SSE).
|
||||||
CCIfType<[f80], CCAssignToReg<[ST0, ST1]>>
|
CCIfType<[f80], CCAssignToReg<[ST0, ST1]>>
|
||||||
|
@ -89,7 +89,7 @@ def RetCC_X86_64_C : CallingConv<[
|
||||||
// returned in RAX. This disagrees with ABI documentation but is bug
|
// returned in RAX. This disagrees with ABI documentation but is bug
|
||||||
// compatible with gcc.
|
// compatible with gcc.
|
||||||
CCIfType<[v1i64], CCAssignToReg<[RAX]>>,
|
CCIfType<[v1i64], CCAssignToReg<[RAX]>>,
|
||||||
CCIfType<[v8i8, v4i16, v2i32, v2f32], CCAssignToReg<[XMM0, XMM1]>>,
|
CCIfType<[v8i8, v4i16, v2i32], CCAssignToReg<[XMM0, XMM1]>>,
|
||||||
CCDelegateTo<RetCC_X86Common>
|
CCDelegateTo<RetCC_X86Common>
|
||||||
]>;
|
]>;
|
||||||
|
|
||||||
|
@ -155,7 +155,7 @@ def CC_X86_64_C : CallingConv<[
|
||||||
|
|
||||||
// The first 8 MMX (except for v1i64) vector arguments are passed in XMM
|
// The first 8 MMX (except for v1i64) vector arguments are passed in XMM
|
||||||
// registers on Darwin.
|
// registers on Darwin.
|
||||||
CCIfType<[v8i8, v4i16, v2i32, v2f32],
|
CCIfType<[v8i8, v4i16, v2i32],
|
||||||
CCIfSubtarget<"isTargetDarwin()",
|
CCIfSubtarget<"isTargetDarwin()",
|
||||||
CCIfSubtarget<"hasSSE2()",
|
CCIfSubtarget<"hasSSE2()",
|
||||||
CCPromoteToType<v2i64>>>>,
|
CCPromoteToType<v2i64>>>>,
|
||||||
|
@ -177,7 +177,7 @@ def CC_X86_64_C : CallingConv<[
|
||||||
CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64], CCAssignToStack<16, 16>>,
|
CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64], CCAssignToStack<16, 16>>,
|
||||||
|
|
||||||
// __m64 vectors get 8-byte stack slots that are 8-byte aligned.
|
// __m64 vectors get 8-byte stack slots that are 8-byte aligned.
|
||||||
CCIfType<[v8i8, v4i16, v2i32, v1i64, v2f32], CCAssignToStack<8, 8>>
|
CCIfType<[v8i8, v4i16, v2i32, v1i64], CCAssignToStack<8, 8>>
|
||||||
]>;
|
]>;
|
||||||
|
|
||||||
// Calling convention used on Win64
|
// Calling convention used on Win64
|
||||||
|
@ -195,7 +195,7 @@ def CC_X86_Win64_C : CallingConv<[
|
||||||
CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64], CCPassIndirect<i64>>,
|
CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64], CCPassIndirect<i64>>,
|
||||||
|
|
||||||
// The first 4 MMX vector arguments are passed in GPRs.
|
// The first 4 MMX vector arguments are passed in GPRs.
|
||||||
CCIfType<[v8i8, v4i16, v2i32, v1i64, v2f32],
|
CCIfType<[v8i8, v4i16, v2i32, v1i64],
|
||||||
CCBitConvertToType<i64>>,
|
CCBitConvertToType<i64>>,
|
||||||
|
|
||||||
// The first 4 integer arguments are passed in integer registers.
|
// The first 4 integer arguments are passed in integer registers.
|
||||||
|
@ -254,7 +254,7 @@ def CC_X86_32_Common : CallingConv<[
|
||||||
|
|
||||||
// The first 3 __m64 (except for v1i64) vector arguments are passed in mmx
|
// The first 3 __m64 (except for v1i64) vector arguments are passed in mmx
|
||||||
// registers if the call is not a vararg call.
|
// registers if the call is not a vararg call.
|
||||||
CCIfNotVarArg<CCIfType<[v8i8, v4i16, v2i32, v2f32],
|
CCIfNotVarArg<CCIfType<[v8i8, v4i16, v2i32],
|
||||||
CCAssignToReg<[MM0, MM1, MM2]>>>,
|
CCAssignToReg<[MM0, MM1, MM2]>>>,
|
||||||
|
|
||||||
// Integer/Float values get stored in stack slots that are 4 bytes in
|
// Integer/Float values get stored in stack slots that are 4 bytes in
|
||||||
|
|
Loading…
Reference in New Issue