forked from OSchip/llvm-project
parent
505eb498bd
commit
fb4c4178a2
|
@ -3024,7 +3024,6 @@ HexagonTargetLowering::getRegForInlineAsmConstraint(
|
|||
case MVT::v128i8:
|
||||
if (Subtarget.hasV60TOps() && UseHVX && UseHVXDbl)
|
||||
return std::make_pair(0U, &Hexagon::VectorRegs128BRegClass);
|
||||
else
|
||||
return std::make_pair(0U, &Hexagon::VecDblRegsRegClass);
|
||||
case MVT::v256i8:
|
||||
case MVT::v128i16:
|
||||
|
|
Loading…
Reference in New Issue