maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

These targets don't like setcc 

llvm-svn: 21884
This commit is contained in:
Chris Lattner 2005-05-12 02:06:00 +00:00
parent 515f53d4fa
commit f80969f29b
2 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/PowerPC/PPC32ISelPattern.cpp
View File

@ -43,6 +43,9 @@ namespace {
int ReturnAddrIndex; // FrameIndex for return slot. int ReturnAddrIndex; // FrameIndex for return slot.
public: public:
PPC32TargetLowering(TargetMachine &TM) : TargetLowering(TM) { PPC32TargetLowering(TargetMachine &TM) : TargetLowering(TM) {
// Fold away setcc operations if possible.
setSetCCIsExpensive();
// Set up the register classes. // Set up the register classes.
addRegisterClass(MVT::i32, PPC32::GPRCRegisterClass); addRegisterClass(MVT::i32, PPC32::GPRCRegisterClass);
addRegisterClass(MVT::f32, PPC32::FPRCRegisterClass); addRegisterClass(MVT::f32, PPC32::FPRCRegisterClass);

3
llvm/lib/Target/PowerPC/PPC64ISelPattern.cpp
View File

@ -41,6 +41,9 @@ namespace {
int ReturnAddrIndex; // FrameIndex for return slot. int ReturnAddrIndex; // FrameIndex for return slot.
public: public:
PPC64TargetLowering(TargetMachine &TM) : TargetLowering(TM) { PPC64TargetLowering(TargetMachine &TM) : TargetLowering(TM) {
// Fold away setcc operations if possible.
setSetCCIsExpensive();
// Set up the register classes. // Set up the register classes.
addRegisterClass(MVT::i64, PPC64::GPRCRegisterClass); addRegisterClass(MVT::i64, PPC64::GPRCRegisterClass);
addRegisterClass(MVT::f32, PPC64::FPRCRegisterClass); addRegisterClass(MVT::f32, PPC64::FPRCRegisterClass);