maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[AArch64] This check is specific to merging instructions. NFC. 

llvm-svn: 260283
This commit is contained in:
Chad Rosier 2016-02-09 21:20:12 +00:00
parent e0bd048547
commit f7cd8ea71f
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
View File

@ -1149,10 +1149,6 @@ AArch64LoadStoreOpt::findMatchingInsn(MachineBasicBlock::iterator I,
int Offset = getLdStOffsetOp(FirstMI).getImm();
bool IsNarrowStore = isNarrowStore(Opc);
// For narrow stores, find only the case where the stored value is WZR.
if (IsNarrowStore && Reg != AArch64::WZR)
return E;
// Early exit if the offset is not possible to match. (6 bits of positive
// range, plus allow an extra one in case we find a later insn that matches
// with Offset-1)
@ -1582,6 +1578,10 @@ bool AArch64LoadStoreOpt::tryToMergeLdStInst(
if (!isCandidateToMergeOrPair(MI))
return false;
// For narrow stores, find only the case where the stored value is WZR.
if (isNarrowStore(MI) && getLdStRegOp(MI).getReg() != AArch64::WZR)
return false;
// Look ahead up to LdStLimit instructions for a mergable instruction.
LdStPairFlags Flags;
MachineBasicBlock::iterator MergeMI = findMatchingInsn(MBBI, Flags, LdStLimit);