[AVR] Fix a few compile errors

llvm-svn: 269900
This commit is contained in:
Dylan McKay 2016-05-18 11:11:38 +00:00
parent 669d8dd8e1
commit f1f1c010e4
3 changed files with 4 additions and 5 deletions

View File

@ -38,7 +38,7 @@ public:
bool canSimplifyCallFramePseudos(const MachineFunction &MF) const override;
void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs,
RegScavenger *RS = nullptr) const override;
void
MachineBasicBlock::iterator
eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI) const override;
};

View File

@ -105,7 +105,6 @@ void AVRInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
const TargetRegisterClass *RC,
const TargetRegisterInfo *TRI) const {
MachineFunction &MF = *MBB.getParent();
AVRMachineFunctionInfo *AFI = MF.getInfo<AVRMachineFunctionInfo>();
DebugLoc DL;
if (MI != MBB.end()) {

View File

@ -26,7 +26,7 @@
namespace llvm {
/// Processes a CPU name.
static StringRef getTargetCPU(StringRef CPU) {
static StringRef getCPU(StringRef CPU) {
if (CPU.empty() || CPU == "generic") {
return "avr2";
}
@ -41,8 +41,8 @@ AVRTargetMachine::AVRTargetMachine(const Target &T, const Triple &TT,
CodeGenOpt::Level OL)
: LLVMTargetMachine(
T, "e-p:16:8:8-i8:8:8-i16:8:8-i32:8:8-i64:8:8-f32:8:8-f64:8:8-n8", TT,
getTargetCPU(CPU), FS, Options, RM, CM, OL),
SubTarget(TT, GetTargetCPU(CPU), FS, *this) {
getCPU(CPU), FS, Options, RM, CM, OL),
SubTarget(TT, getCPU(CPU), FS, *this) {
this->TLOF = make_unique<AVRTargetObjectFile>();
initAsmInfo();
}