maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[AVR] Fix a few compile errors 

llvm-svn: 269900
This commit is contained in:
Dylan McKay 2016-05-18 11:11:38 +00:00
parent 669d8dd8e1
commit f1f1c010e4
3 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/AVR/AVRFrameLowering.h
View File

@ -38,7 +38,7 @@ public:
bool canSimplifyCallFramePseudos(const MachineFunction &MF) const override; bool canSimplifyCallFramePseudos(const MachineFunction &MF) const override;
void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs, void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs,
RegScavenger *RS = nullptr) const override; RegScavenger *RS = nullptr) const override;
void MachineBasicBlock::iterator
eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB, eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
MachineBasicBlock::iterator MI) const override; MachineBasicBlock::iterator MI) const override;
}; };

1
llvm/lib/Target/AVR/AVRInstrInfo.cpp
View File

@ -105,7 +105,6 @@ void AVRInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
const TargetRegisterClass *RC, const TargetRegisterClass *RC,
const TargetRegisterInfo *TRI) const { const TargetRegisterInfo *TRI) const {
MachineFunction &MF = *MBB.getParent(); MachineFunction &MF = *MBB.getParent();
AVRMachineFunctionInfo *AFI = MF.getInfo<AVRMachineFunctionInfo>();
DebugLoc DL; DebugLoc DL;
if (MI != MBB.end()) { if (MI != MBB.end()) {

6
llvm/lib/Target/AVR/AVRTargetMachine.cpp
View File

@ -26,7 +26,7 @@
namespace llvm { namespace llvm {
/// Processes a CPU name. /// Processes a CPU name.
static StringRef getTargetCPU(StringRef CPU) { static StringRef getCPU(StringRef CPU) {
if (CPU.empty() || CPU == "generic") { if (CPU.empty() || CPU == "generic") {
return "avr2"; return "avr2";
} }
@ -41,8 +41,8 @@ AVRTargetMachine::AVRTargetMachine(const Target &T, const Triple &TT,
CodeGenOpt::Level OL) CodeGenOpt::Level OL)
: LLVMTargetMachine( : LLVMTargetMachine(
T, "e-p:16:8:8-i8:8:8-i16:8:8-i32:8:8-i64:8:8-f32:8:8-f64:8:8-n8", TT, T, "e-p:16:8:8-i8:8:8-i16:8:8-i32:8:8-i64:8:8-f32:8:8-f64:8:8-n8", TT,
getTargetCPU(CPU), FS, Options, RM, CM, OL), getCPU(CPU), FS, Options, RM, CM, OL),
SubTarget(TT, GetTargetCPU(CPU), FS, *this) { SubTarget(TT, getCPU(CPU), FS, *this) {
this->TLOF = make_unique<AVRTargetObjectFile>(); this->TLOF = make_unique<AVRTargetObjectFile>();
initAsmInfo(); initAsmInfo();
} }