forked from OSchip/llvm-project
parent
8c60bc9211
commit
f14032af0e
|
@ -367,7 +367,7 @@ bool SIInstrInfo::verifyInstruction(const MachineInstr *MI,
|
|||
return true;
|
||||
}
|
||||
|
||||
unsigned SIInstrInfo::getVALUOp(const MachineInstr &MI) const {
|
||||
unsigned SIInstrInfo::getVALUOp(const MachineInstr &MI) {
|
||||
switch (MI.getOpcode()) {
|
||||
default: return AMDGPU::INSTRUCTION_LIST_END;
|
||||
case AMDGPU::REG_SEQUENCE: return AMDGPU::REG_SEQUENCE;
|
||||
|
|
|
@ -68,7 +68,7 @@ public:
|
|||
StringRef &ErrInfo) const;
|
||||
|
||||
bool isSALUInstr(const MachineInstr &MI) const;
|
||||
unsigned getVALUOp(const MachineInstr &MI) const;
|
||||
static unsigned getVALUOp(const MachineInstr &MI);
|
||||
bool isSALUOpSupportedOnVALU(const MachineInstr &MI) const;
|
||||
|
||||
/// \brief Return the correct register class for \p OpNo. For target-specific
|
||||
|
|
Loading…
Reference in New Issue