forked from OSchip/llvm-project
[InstCombine] add test for possible shuffle fold; NFC
llvm-svn: 344860
This commit is contained in:
Sanjay Patel
parent
3117b17bc5
commit
ed3da32142
|
|
@ -3,7 +3,7 @@
|
|||
|
||||
define <1 x i8> @test1(<8 x i8> %in) {
|
||||
; CHECK-LABEL: @test1(
|
||||
; CHECK-NEXT: [[VEC:%.*]] = shufflevector <8 x i8> %in, <8 x i8> undef, <1 x i32> <i32 5>
|
||||
; CHECK-NEXT: [[VEC:%.*]] = shufflevector <8 x i8> [[IN:%.*]], <8 x i8> undef, <1 x i32> <i32 5>
|
||||
; CHECK-NEXT: ret <1 x i8> [[VEC]]
|
||||
;
|
||||
%val = extractelement <8 x i8> %in, i32 5
|
||||
|
|
@ -13,7 +13,7 @@ define <1 x i8> @test1(<8 x i8> %in) {
|
|||
|
||||
define <4 x i16> @test2(<8 x i16> %in, <8 x i16> %in2) {
|
||||
; CHECK-LABEL: @test2(
|
||||
; CHECK-NEXT: [[VEC_3:%.*]] = shufflevector <8 x i16> %in2, <8 x i16> %in, <4 x i32> <i32 11, i32 9, i32 0, i32 10>
|
||||
; CHECK-NEXT: [[VEC_3:%.*]] = shufflevector <8 x i16> [[IN2:%.*]], <8 x i16> [[IN:%.*]], <4 x i32> <i32 11, i32 9, i32 0, i32 10>
|
||||
; CHECK-NEXT: ret <4 x i16> [[VEC_3]]
|
||||
;
|
||||
%elt0 = extractelement <8 x i16> %in, i32 3
|
||||
|
|
@ -31,8 +31,8 @@ define <4 x i16> @test2(<8 x i16> %in, <8 x i16> %in2) {
|
|||
|
||||
define <2 x i64> @test_vcopyq_lane_p64(<2 x i64> %a, <1 x i64> %b) {
|
||||
; CHECK-LABEL: @test_vcopyq_lane_p64(
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <1 x i64> %b, <1 x i64> undef, <2 x i32> <i32 0, i32 undef>
|
||||
; CHECK-NEXT: [[RES:%.*]] = shufflevector <2 x i64> %a, <2 x i64> [[TMP1]], <2 x i32> <i32 0, i32 2>
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <1 x i64> [[B:%.*]], <1 x i64> undef, <2 x i32> <i32 0, i32 undef>
|
||||
; CHECK-NEXT: [[RES:%.*]] = shufflevector <2 x i64> [[A:%.*]], <2 x i64> [[TMP1]], <2 x i32> <i32 0, i32 2>
|
||||
; CHECK-NEXT: ret <2 x i64> [[RES]]
|
||||
;
|
||||
%elt = extractelement <1 x i64> %b, i32 0
|
||||
|
|
@ -44,8 +44,8 @@ define <2 x i64> @test_vcopyq_lane_p64(<2 x i64> %a, <1 x i64> %b) {
|
|||
|
||||
define <4 x float> @widen_extract2(<4 x float> %ins, <2 x float> %ext) {
|
||||
; CHECK-LABEL: @widen_extract2(
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <2 x float> %ext, <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[I2:%.*]] = shufflevector <4 x float> %ins, <4 x float> [[TMP1]], <4 x i32> <i32 0, i32 4, i32 2, i32 5>
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <2 x float> [[EXT:%.*]], <2 x float> undef, <4 x i32> <i32 0, i32 1, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[I2:%.*]] = shufflevector <4 x float> [[INS:%.*]], <4 x float> [[TMP1]], <4 x i32> <i32 0, i32 4, i32 2, i32 5>
|
||||
; CHECK-NEXT: ret <4 x float> [[I2]]
|
||||
;
|
||||
%e1 = extractelement <2 x float> %ext, i32 0
|
||||
|
|
@ -57,8 +57,8 @@ define <4 x float> @widen_extract2(<4 x float> %ins, <2 x float> %ext) {
|
|||
|
||||
define <4 x float> @widen_extract3(<4 x float> %ins, <3 x float> %ext) {
|
||||
; CHECK-LABEL: @widen_extract3(
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <3 x float> %ext, <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
|
||||
; CHECK-NEXT: [[I3:%.*]] = shufflevector <4 x float> %ins, <4 x float> [[TMP1]], <4 x i32> <i32 6, i32 5, i32 4, i32 3>
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <3 x float> [[EXT:%.*]], <3 x float> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 undef>
|
||||
; CHECK-NEXT: [[I3:%.*]] = shufflevector <4 x float> [[INS:%.*]], <4 x float> [[TMP1]], <4 x i32> <i32 6, i32 5, i32 4, i32 3>
|
||||
; CHECK-NEXT: ret <4 x float> [[I3]]
|
||||
;
|
||||
%e1 = extractelement <3 x float> %ext, i32 0
|
||||
|
|
@ -72,8 +72,8 @@ define <4 x float> @widen_extract3(<4 x float> %ins, <3 x float> %ext) {
|
|||
|
||||
define <8 x float> @widen_extract4(<8 x float> %ins, <2 x float> %ext) {
|
||||
; CHECK-LABEL: @widen_extract4(
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <2 x float> %ext, <2 x float> undef, <8 x i32> <i32 0, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[I1:%.*]] = shufflevector <8 x float> %ins, <8 x float> [[TMP1]], <8 x i32> <i32 0, i32 1, i32 8, i32 3, i32 4, i32 5, i32 6, i32 7>
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <2 x float> [[EXT:%.*]], <2 x float> undef, <8 x i32> <i32 0, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[I1:%.*]] = shufflevector <8 x float> [[INS:%.*]], <8 x float> [[TMP1]], <8 x i32> <i32 0, i32 1, i32 8, i32 3, i32 4, i32 5, i32 6, i32 7>
|
||||
; CHECK-NEXT: ret <8 x float> [[I1]]
|
||||
;
|
||||
%e1 = extractelement <2 x float> %ext, i32 0
|
||||
|
|
@ -86,7 +86,7 @@ define <8 x float> @widen_extract4(<8 x float> %ins, <2 x float> %ext) {
|
|||
|
||||
define <8 x i16> @pr26015(<4 x i16> %t0) {
|
||||
; CHECK-LABEL: @pr26015(
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <4 x i16> %t0, <4 x i16> undef, <8 x i32> <i32 undef, i32 undef, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <4 x i16> [[T0:%.*]], <4 x i16> undef, <8 x i32> <i32 undef, i32 undef, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[T5:%.*]] = shufflevector <8 x i16> <i16 0, i16 0, i16 0, i16 undef, i16 0, i16 0, i16 0, i16 undef>, <8 x i16> [[TMP1]], <8 x i32> <i32 0, i32 1, i32 2, i32 10, i32 4, i32 5, i32 6, i32 11>
|
||||
; CHECK-NEXT: ret <8 x i16> [[T5]]
|
||||
;
|
||||
|
|
@ -103,10 +103,10 @@ define <8 x i16> @pr26015(<4 x i16> %t0) {
|
|||
|
||||
define <8 x i16> @pr25999(<4 x i16> %t0, i1 %b) {
|
||||
; CHECK-LABEL: @pr25999(
|
||||
; CHECK-NEXT: [[T1:%.*]] = extractelement <4 x i16> %t0, i32 2
|
||||
; CHECK-NEXT: br i1 %b, label %if, label %end
|
||||
; CHECK-NEXT: [[T1:%.*]] = extractelement <4 x i16> [[T0:%.*]], i32 2
|
||||
; CHECK-NEXT: br i1 [[B:%.*]], label [[IF:%.*]], label [[END:%.*]]
|
||||
; CHECK: if:
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <4 x i16> %t0, <4 x i16> undef, <8 x i32> <i32 undef, i32 undef, i32 undef, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <4 x i16> [[T0]], <4 x i16> undef, <8 x i32> <i32 undef, i32 undef, i32 undef, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[T3:%.*]] = insertelement <8 x i16> <i16 0, i16 0, i16 0, i16 undef, i16 0, i16 0, i16 0, i16 undef>, i16 [[T1]], i32 3
|
||||
; CHECK-NEXT: [[T5:%.*]] = shufflevector <8 x i16> [[T3]], <8 x i16> [[TMP1]], <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 11>
|
||||
; CHECK-NEXT: ret <8 x i16> [[T5]]
|
||||
|
|
@ -137,13 +137,13 @@ end:
|
|||
define <4 x double> @pr25999_phis1(i1 %c, <2 x double> %a, <4 x double> %b) {
|
||||
; CHECK-LABEL: @pr25999_phis1(
|
||||
; CHECK-NEXT: bb1:
|
||||
; CHECK-NEXT: br i1 %c, label %bb2, label %bb3
|
||||
; CHECK-NEXT: br i1 [[C:%.*]], label [[BB2:%.*]], label [[BB3:%.*]]
|
||||
; CHECK: bb2:
|
||||
; CHECK-NEXT: [[R:%.*]] = call <2 x double> @dummy(<2 x double> %a)
|
||||
; CHECK-NEXT: br label %bb3
|
||||
; CHECK-NEXT: [[R:%.*]] = call <2 x double> @dummy(<2 x double> [[A:%.*]])
|
||||
; CHECK-NEXT: br label [[BB3]]
|
||||
; CHECK: bb3:
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = phi <2 x double> [ %a, %bb1 ], [ [[R]], %bb2 ]
|
||||
; CHECK-NEXT: [[TMP2:%.*]] = phi <4 x double> [ %b, %bb1 ], [ zeroinitializer, %bb2 ]
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = phi <2 x double> [ [[A]], [[BB1:%.*]] ], [ [[R]], [[BB2]] ]
|
||||
; CHECK-NEXT: [[TMP2:%.*]] = phi <4 x double> [ [[B:%.*]], [[BB1]] ], [ zeroinitializer, [[BB2]] ]
|
||||
; CHECK-NEXT: [[TMP0:%.*]] = shufflevector <2 x double> [[TMP1]], <2 x double> undef, <4 x i32> <i32 0, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[TMP4:%.*]] = shufflevector <4 x double> [[TMP2]], <4 x double> [[TMP0]], <4 x i32> <i32 0, i32 1, i32 4, i32 3>
|
||||
; CHECK-NEXT: ret <4 x double> [[TMP4]]
|
||||
|
|
@ -168,13 +168,13 @@ declare <2 x double> @dummy(<2 x double>)
|
|||
define <4 x double> @pr25999_phis2(i1 %c, <2 x double> %a, <4 x double> %b) {
|
||||
; CHECK-LABEL: @pr25999_phis2(
|
||||
; CHECK-NEXT: bb1:
|
||||
; CHECK-NEXT: br i1 %c, label %bb2, label %bb3
|
||||
; CHECK-NEXT: br i1 [[C:%.*]], label [[BB2:%.*]], label [[BB3:%.*]]
|
||||
; CHECK: bb2:
|
||||
; CHECK-NEXT: [[R:%.*]] = call <2 x double> @dummy(<2 x double> %a)
|
||||
; CHECK-NEXT: br label %bb3
|
||||
; CHECK-NEXT: [[R:%.*]] = call <2 x double> @dummy(<2 x double> [[A:%.*]])
|
||||
; CHECK-NEXT: br label [[BB3]]
|
||||
; CHECK: bb3:
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = phi <2 x double> [ %a, %bb1 ], [ [[R]], %bb2 ]
|
||||
; CHECK-NEXT: [[TMP2:%.*]] = phi <4 x double> [ %b, %bb1 ], [ zeroinitializer, %bb2 ]
|
||||
; CHECK-NEXT: [[TMP1:%.*]] = phi <2 x double> [ [[A]], [[BB1:%.*]] ], [ [[R]], [[BB2]] ]
|
||||
; CHECK-NEXT: [[TMP2:%.*]] = phi <4 x double> [ [[B:%.*]], [[BB1]] ], [ zeroinitializer, [[BB2]] ]
|
||||
; CHECK-NEXT: [[D:%.*]] = fadd <2 x double> [[TMP1]], [[TMP1]]
|
||||
; CHECK-NEXT: [[TMP0:%.*]] = shufflevector <2 x double> [[D]], <2 x double> undef, <4 x i32> <i32 0, i32 undef, i32 undef, i32 undef>
|
||||
; CHECK-NEXT: [[TMP4:%.*]] = shufflevector <4 x double> [[TMP2]], <4 x double> [[TMP0]], <4 x i32> <i32 0, i32 1, i32 4, i32 3>
|
||||
|
|
@ -202,15 +202,15 @@ bb3:
|
|||
define double @pr26354(<2 x double>* %tmp, i1 %B) {
|
||||
; CHECK-LABEL: @pr26354(
|
||||
; CHECK-NEXT: entry:
|
||||
; CHECK-NEXT: [[LD:%.*]] = load <2 x double>, <2 x double>* %tmp, align 16
|
||||
; CHECK-NEXT: [[LD:%.*]] = load <2 x double>, <2 x double>* [[TMP:%.*]], align 16
|
||||
; CHECK-NEXT: [[E1:%.*]] = extractelement <2 x double> [[LD]], i32 0
|
||||
; CHECK-NEXT: br i1 %B, label %if, label %end
|
||||
; CHECK-NEXT: br i1 [[B:%.*]], label [[IF:%.*]], label [[END:%.*]]
|
||||
; CHECK: if:
|
||||
; CHECK-NEXT: [[E2:%.*]] = extractelement <2 x double> [[LD]], i32 1
|
||||
; CHECK-NEXT: [[I1:%.*]] = insertelement <4 x double> <double 0.000000e+00, double 0.000000e+00, double 0.000000e+00, double undef>, double [[E2]], i32 3
|
||||
; CHECK-NEXT: br label %end
|
||||
; CHECK-NEXT: br label [[END]]
|
||||
; CHECK: end:
|
||||
; CHECK-NEXT: [[PH:%.*]] = phi <4 x double> [ undef, %entry ], [ [[I1]], %if ]
|
||||
; CHECK-NEXT: [[PH:%.*]] = phi <4 x double> [ undef, [[ENTRY:%.*]] ], [ [[I1]], [[IF]] ]
|
||||
; CHECK-NEXT: [[E3:%.*]] = extractelement <4 x double> [[PH]], i32 1
|
||||
; CHECK-NEXT: [[MU:%.*]] = fmul double [[E1]], [[E3]]
|
||||
; CHECK-NEXT: ret double [[MU]]
|
||||
|
|
@ -239,11 +239,11 @@ end:
|
|||
define <4 x float> @PR30923(<2 x float> %x) {
|
||||
; CHECK-LABEL: @PR30923(
|
||||
; CHECK-NEXT: bb1:
|
||||
; CHECK-NEXT: [[EXT1:%.*]] = extractelement <2 x float> %x, i32 1
|
||||
; CHECK-NEXT: [[EXT1:%.*]] = extractelement <2 x float> [[X:%.*]], i32 1
|
||||
; CHECK-NEXT: store float [[EXT1]], float* undef, align 4
|
||||
; CHECK-NEXT: br label %bb2
|
||||
; CHECK-NEXT: br label [[BB2:%.*]]
|
||||
; CHECK: bb2:
|
||||
; CHECK-NEXT: [[EXT2:%.*]] = extractelement <2 x float> %x, i32 0
|
||||
; CHECK-NEXT: [[EXT2:%.*]] = extractelement <2 x float> [[X]], i32 0
|
||||
; CHECK-NEXT: [[INS1:%.*]] = insertelement <4 x float> <float 0.000000e+00, float 0.000000e+00, float undef, float undef>, float [[EXT2]], i32 2
|
||||
; CHECK-NEXT: [[INS2:%.*]] = insertelement <4 x float> [[INS1]], float [[EXT1]], i32 3
|
||||
; CHECK-NEXT: ret <4 x float> [[INS2]]
|
||||
|
|
@ -283,3 +283,23 @@ entry:
|
|||
%ret = select i1 %e, <4 x i32> %b, <4 x i32> zeroinitializer
|
||||
ret <4 x i32> %ret
|
||||
}
|
||||
|
||||
; PR34724: https://bugs.llvm.org/show_bug.cgi?id=34724
|
||||
|
||||
define <4 x float> @collectShuffleElts(<2 x float> %x, float %y) {
|
||||
; CHECK-LABEL: @collectShuffleElts(
|
||||
; CHECK-NEXT: [[X0:%.*]] = extractelement <2 x float> [[X:%.*]], i32 0
|
||||
; CHECK-NEXT: [[X1:%.*]] = extractelement <2 x float> [[X]], i32 1
|
||||
; CHECK-NEXT: [[V1:%.*]] = insertelement <4 x float> undef, float [[X0]], i32 1
|
||||
; CHECK-NEXT: [[V2:%.*]] = insertelement <4 x float> [[V1]], float [[X1]], i32 2
|
||||
; CHECK-NEXT: [[V3:%.*]] = insertelement <4 x float> [[V2]], float [[Y:%.*]], i32 3
|
||||
; CHECK-NEXT: ret <4 x float> [[V3]]
|
||||
;
|
||||
%x0 = extractelement <2 x float> %x, i32 0
|
||||
%x1 = extractelement <2 x float> %x, i32 1
|
||||
%v1 = insertelement <4 x float> undef, float %x0, i32 1
|
||||
%v2 = insertelement <4 x float> %v1, float %x1, i32 2
|
||||
%v3 = insertelement <4 x float> %v2, float %y, i32 3
|
||||
ret <4 x float> %v3
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue