forked from OSchip/llvm-project
parent
dd57400c06
commit
eb3f0fbdce
|
@ -412,12 +412,12 @@ ARMBaseInstrInfo::InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
|
||||||
"ARM branch conditions have two components!");
|
"ARM branch conditions have two components!");
|
||||||
|
|
||||||
if (FBB == 0) {
|
if (FBB == 0) {
|
||||||
if (Cond.empty()) // Unconditional branch?
|
if (Cond.empty()) { // Unconditional branch?
|
||||||
if (isThumb)
|
if (isThumb)
|
||||||
BuildMI(&MBB, DL, get(BOpc)).addMBB(TBB).addImm(ARMCC::AL).addReg(0);
|
BuildMI(&MBB, DL, get(BOpc)).addMBB(TBB).addImm(ARMCC::AL).addReg(0);
|
||||||
else
|
else
|
||||||
BuildMI(&MBB, DL, get(BOpc)).addMBB(TBB);
|
BuildMI(&MBB, DL, get(BOpc)).addMBB(TBB);
|
||||||
else
|
} else
|
||||||
BuildMI(&MBB, DL, get(BccOpc)).addMBB(TBB)
|
BuildMI(&MBB, DL, get(BccOpc)).addMBB(TBB)
|
||||||
.addImm(Cond[0].getImm()).addReg(Cond[1].getReg());
|
.addImm(Cond[0].getImm()).addReg(Cond[1].getReg());
|
||||||
return 1;
|
return 1;
|
||||||
|
|
Loading…
Reference in New Issue