forked from OSchip/llvm-project
Remove getEHExceptionRegister and getEHHandlerRegister.
They haven't been used for a long time. Patch by MathOnNapkins. llvm-svn: 192099
This commit is contained in:
parent
41d630f448
commit
e90fd9c5e0
|
@ -385,14 +385,6 @@ ARMBaseRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||
return ARM::SP;
|
||||
}
|
||||
|
||||
unsigned ARMBaseRegisterInfo::getEHExceptionRegister() const {
|
||||
llvm_unreachable("What is the exception register");
|
||||
}
|
||||
|
||||
unsigned ARMBaseRegisterInfo::getEHHandlerRegister() const {
|
||||
llvm_unreachable("What is the exception handler register");
|
||||
}
|
||||
|
||||
/// emitLoadConstPool - Emits a load from constpool to materialize the
|
||||
/// specified immediate.
|
||||
void ARMBaseRegisterInfo::
|
||||
|
|
|
@ -149,10 +149,6 @@ public:
|
|||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||
unsigned getBaseRegister() const { return BasePtr; }
|
||||
|
||||
// Exception handling queries.
|
||||
unsigned getEHExceptionRegister() const;
|
||||
unsigned getEHHandlerRegister() const;
|
||||
|
||||
bool isLowRegister(unsigned Reg) const;
|
||||
|
||||
|
||||
|
|
|
@ -295,13 +295,5 @@ unsigned HexagonRegisterInfo::getStackRegister() const {
|
|||
return Hexagon::R29;
|
||||
}
|
||||
|
||||
unsigned HexagonRegisterInfo::getEHExceptionRegister() const {
|
||||
llvm_unreachable("What is the exception register");
|
||||
}
|
||||
|
||||
unsigned HexagonRegisterInfo::getEHHandlerRegister() const {
|
||||
llvm_unreachable("What is the exception handler register");
|
||||
}
|
||||
|
||||
#define GET_REGINFO_TARGET_DESC
|
||||
#include "HexagonGenRegisterInfo.inc"
|
||||
|
|
|
@ -78,10 +78,6 @@ struct HexagonRegisterInfo : public HexagonGenRegisterInfo {
|
|||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||
unsigned getFrameRegister() const;
|
||||
unsigned getStackRegister() const;
|
||||
|
||||
// Exception handling queries.
|
||||
unsigned getEHExceptionRegister() const;
|
||||
unsigned getEHHandlerRegister() const;
|
||||
};
|
||||
|
||||
} // end namespace llvm
|
||||
|
|
|
@ -240,12 +240,3 @@ getFrameRegister(const MachineFunction &MF) const {
|
|||
|
||||
}
|
||||
|
||||
unsigned MipsRegisterInfo::
|
||||
getEHExceptionRegister() const {
|
||||
llvm_unreachable("What is the exception register");
|
||||
}
|
||||
|
||||
unsigned MipsRegisterInfo::
|
||||
getEHHandlerRegister() const {
|
||||
llvm_unreachable("What is the exception handler register");
|
||||
}
|
||||
|
|
|
@ -68,10 +68,6 @@ public:
|
|||
/// Debug information queries.
|
||||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||
|
||||
/// Exception handling queries.
|
||||
unsigned getEHExceptionRegister() const;
|
||||
unsigned getEHHandlerRegister() const;
|
||||
|
||||
/// \brief Return GPR register class.
|
||||
virtual const TargetRegisterClass *intRegClass(unsigned Size) const = 0;
|
||||
|
||||
|
|
|
@ -691,14 +691,6 @@ unsigned PPCRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||
return TFI->hasFP(MF) ? PPC::X31 : PPC::X1;
|
||||
}
|
||||
|
||||
unsigned PPCRegisterInfo::getEHExceptionRegister() const {
|
||||
return !Subtarget.isPPC64() ? PPC::R3 : PPC::X3;
|
||||
}
|
||||
|
||||
unsigned PPCRegisterInfo::getEHHandlerRegister() const {
|
||||
return !Subtarget.isPPC64() ? PPC::R4 : PPC::X4;
|
||||
}
|
||||
|
||||
unsigned PPCRegisterInfo::getBaseRegister(const MachineFunction &MF) const {
|
||||
if (!hasBasePointer(MF))
|
||||
return getFrameRegister(MF);
|
||||
|
|
|
@ -97,10 +97,6 @@ public:
|
|||
bool hasBasePointer(const MachineFunction &MF) const;
|
||||
bool canRealignStack(const MachineFunction &MF) const;
|
||||
bool needsStackRealignment(const MachineFunction &MF) const;
|
||||
|
||||
// Exception handling queries.
|
||||
unsigned getEHExceptionRegister() const;
|
||||
unsigned getEHHandlerRegister() const;
|
||||
};
|
||||
|
||||
} // end namespace llvm
|
||||
|
|
|
@ -182,10 +182,3 @@ unsigned SparcRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||
return SP::I6;
|
||||
}
|
||||
|
||||
unsigned SparcRegisterInfo::getEHExceptionRegister() const {
|
||||
llvm_unreachable("What is the exception register");
|
||||
}
|
||||
|
||||
unsigned SparcRegisterInfo::getEHHandlerRegister() const {
|
||||
llvm_unreachable("What is the exception handler register");
|
||||
}
|
||||
|
|
|
@ -50,10 +50,6 @@ struct SparcRegisterInfo : public SparcGenRegisterInfo {
|
|||
|
||||
// Debug information queries.
|
||||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||
|
||||
// Exception handling queries.
|
||||
unsigned getEHExceptionRegister() const;
|
||||
unsigned getEHHandlerRegister() const;
|
||||
};
|
||||
|
||||
} // end namespace llvm
|
||||
|
|
|
@ -512,14 +512,6 @@ unsigned X86RegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||
return TFI->hasFP(MF) ? FramePtr : StackPtr;
|
||||
}
|
||||
|
||||
unsigned X86RegisterInfo::getEHExceptionRegister() const {
|
||||
llvm_unreachable("What is the exception register");
|
||||
}
|
||||
|
||||
unsigned X86RegisterInfo::getEHHandlerRegister() const {
|
||||
llvm_unreachable("What is the exception handler register");
|
||||
}
|
||||
|
||||
namespace llvm {
|
||||
unsigned getX86SubSuperRegister(unsigned Reg, MVT::SimpleValueType VT,
|
||||
bool High) {
|
||||
|
|
|
@ -126,10 +126,6 @@ public:
|
|||
unsigned getBaseRegister() const { return BasePtr; }
|
||||
// FIXME: Move to FrameInfok
|
||||
unsigned getSlotSize() const { return SlotSize; }
|
||||
|
||||
// Exception handling queries.
|
||||
unsigned getEHExceptionRegister() const;
|
||||
unsigned getEHHandlerRegister() const;
|
||||
};
|
||||
|
||||
// getX86SubSuperRegister - X86 utility function. It returns the sub or super
|
||||
|
|
Loading…
Reference in New Issue