forked from OSchip/llvm-project
In single float mode, double precision FP arguments are passed in integer
registers, so there is no need to check here. llvm-svn: 140568
This commit is contained in:
parent
ab7b99ab9c
commit
e5ce709022
|
@ -2267,10 +2267,9 @@ MipsTargetLowering::LowerFormalArguments(SDValue Chain,
|
|||
RC = Mips::CPU64RegsRegisterClass;
|
||||
else if (RegVT == MVT::f32)
|
||||
RC = Mips::FGR32RegisterClass;
|
||||
else if (RegVT == MVT::f64) {
|
||||
if (!Subtarget->isSingleFloat())
|
||||
RC = Mips::AFGR64RegisterClass;
|
||||
} else
|
||||
else if (RegVT == MVT::f64)
|
||||
RC = Mips::AFGR64RegisterClass;
|
||||
else
|
||||
llvm_unreachable("RegVT not supported by FormalArguments Lowering");
|
||||
|
||||
// Transform the arguments stored on
|
||||
|
|
Loading…
Reference in New Issue