maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

ARM CPS mode immediate is 5 bits, not 4. 

llvm-svn: 136505
This commit is contained in:
Jim Grosbach 2011-07-29 20:02:39 +00:00
parent 6f3533fb1d
commit e537438ca5
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/ARM/ARMInstrInfo.td
View File

@ -1319,13 +1319,13 @@ class CPS<dag iops, string asm_ops>
} }
let M = 1 in let M = 1 in
def CPS3p : CPS<(ins imod_op:$imod, iflags_op:$iflags, imm0_15:$mode), def CPS3p : CPS<(ins imod_op:$imod, iflags_op:$iflags, imm0_31:$mode),
"$imod\t$iflags, $mode">; "$imod\t$iflags, $mode">;
let mode = 0, M = 0 in let mode = 0, M = 0 in
def CPS2p : CPS<(ins imod_op:$imod, iflags_op:$iflags), "$imod\t$iflags">; def CPS2p : CPS<(ins imod_op:$imod, iflags_op:$iflags), "$imod\t$iflags">;
let imod = 0, iflags = 0, M = 1 in let imod = 0, iflags = 0, M = 1 in
def CPS1p : CPS<(ins imm0_15:$mode), "\t$mode">; def CPS1p : CPS<(ins imm0_31:$mode), "\t$mode">;
// Preload signals the memory system of possible future data/instruction access. // Preload signals the memory system of possible future data/instruction access.
// These are for disassembly only. // These are for disassembly only.