forked from OSchip/llvm-project
R600/SI: Remove apparently dead code in legalizeOperands
No tests hit this, and I don't see any way a GlobalAddress node would survive beyond lowering on SI. It it would, the move should probably be inserted by selection. llvm-svn: 218526
This commit is contained in:
parent
472b05b36c
commit
e50c1c4a64
|
@ -1790,14 +1790,6 @@ SDNode *SITargetLowering::legalizeOperands(MachineSDNode *Node,
|
||||||
ensureSRegLimit(DAG, Ops[i], RegClass, ScalarSlotUsed);
|
ensureSRegLimit(DAG, Ops[i], RegClass, ScalarSlotUsed);
|
||||||
}
|
}
|
||||||
continue;
|
continue;
|
||||||
} else {
|
|
||||||
// If it's not a VSrc or SSrc operand check if we have a GlobalAddress.
|
|
||||||
// These will be lowered to immediates, so we will need to insert a MOV.
|
|
||||||
if (isa<GlobalAddressSDNode>(Ops[i])) {
|
|
||||||
SDNode *Node = DAG.getMachineNode(AMDGPU::V_MOV_B32_e32, SDLoc(),
|
|
||||||
Operand.getValueType(), Operand);
|
|
||||||
Ops[i] = SDValue(Node, 0);
|
|
||||||
}
|
|
||||||
}
|
}
|
||||||
|
|
||||||
if (i == 1 && DescRev && fitsRegClass(DAG, Ops[0], RegClass)) {
|
if (i == 1 && DescRev && fitsRegClass(DAG, Ops[0], RegClass)) {
|
||||||
|
|
Loading…
Reference in New Issue