maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Change default target architecture from Mips1 to Mips32r1 in preparation for 

removing support for Mips1 and Mips2. 

This change and the ones that follow have been discussed with and approved by
Bruno.

llvm-svn: 139344
This commit is contained in:
Akira Hatanaka 2011-09-09 01:13:27 +00:00
parent eba0b40384
commit df1df7edf1
6 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
llvm/lib/Target/Mips/Mips.td
View File

@ -79,6 +79,7 @@ def : Proc<"r3000", [FeatureMips1]>;
def : Proc<"mips2", [FeatureMips2]>;
def : Proc<"r6000", [FeatureMips2]>;
def : Proc<"mips32r1", [FeatureMips32]>;
def : Proc<"4ke", [FeatureMips32r2]>;
// Allegrex is a 32bit subset of r4000, both for integer and fp registers,

3
llvm/lib/Target/Mips/MipsSubtarget.cpp
View File

@ -31,8 +31,7 @@ MipsSubtarget::MipsSubtarget(const std::string &TT, const std::string &CPU,
{
std::string CPUName = CPU;
if (CPUName.empty())
CPUName = "mips1";
MipsArchVersion = Mips1;
CPUName = "mips32r1";
// Parse features string.
ParseSubtargetFeatures(CPUName, FS);

4
llvm/test/CodeGen/Mips/2010-07-20-Select.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mips -relocation-model=static | FileCheck %s
; RUN: llc < %s -march=mips -relocation-model=static -regalloc=basic | FileCheck %s
; RUN: llc < %s -march=mips -relocation-model=static -mcpu=mips1 | FileCheck %s
; RUN: llc < %s -march=mips -relocation-model=static -regalloc=basic -mcpu=mips1 | FileCheck %s
; Fix PR7473
define i32 @main() nounwind readnone {

2
llvm/test/CodeGen/Mips/fpcmp.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mipsel -mcpu=4ke | FileCheck %s -check-prefix=CHECK-MIPS32R2
; RUN: llc < %s -march=mipsel | FileCheck %s -check-prefix=CHECK-MIPS1
; RUN: llc < %s -march=mipsel -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-MIPS1
@g1 = external global i32

4
llvm/test/CodeGen/Mips/mips1f64ldst.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mipsel | FileCheck %s -check-prefix=CHECK-EL
; RUN: llc < %s -march=mips | FileCheck %s -check-prefix=CHECK-EB
; RUN: llc < %s -march=mipsel -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-EL
; RUN: llc < %s -march=mips -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-EB
@g1 = common global double 0.000000e+00, align 8
@g2 = common global double 0.000000e+00, align 8

2
llvm/test/CodeGen/Mips/select.ll
View File

@ -1,5 +1,5 @@
; RUN: llc < %s -march=mipsel -mcpu=4ke | FileCheck %s -check-prefix=CHECK-MIPS32R2
; RUN: llc < %s -march=mipsel | FileCheck %s -check-prefix=CHECK-MIPS1
; RUN: llc < %s -march=mipsel -mcpu=mips1 | FileCheck %s -check-prefix=CHECK-MIPS1
@d2 = external global double
@d3 = external global double