maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[RISCV] Swap encodings of max and minu to match 0.93 bitmanip spec. 

Reviewed By: asb, frasercrmck

Differential Revision: https://reviews.llvm.org/D94580
This commit is contained in:
Craig Topper 2021-01-22 10:47:12 -08:00
parent b2f859500f
commit d985c7321f
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/RISCV/RISCVInstrInfoB.td
View File

@ -333,8 +333,8 @@ def CLMULH : ALU_rr<0b0000101, 0b011, "clmulh">, Sched<[]>;
let Predicates = [HasStdExtZbb] in { let Predicates = [HasStdExtZbb] in {
def MIN : ALU_rr<0b0000101, 0b100, "min">, Sched<[]>; def MIN : ALU_rr<0b0000101, 0b100, "min">, Sched<[]>;
def MAX : ALU_rr<0b0000101, 0b101, "max">, Sched<[]>; def MINU : ALU_rr<0b0000101, 0b101, "minu">, Sched<[]>;
def MINU : ALU_rr<0b0000101, 0b110, "minu">, Sched<[]>; def MAX : ALU_rr<0b0000101, 0b110, "max">, Sched<[]>;
def MAXU : ALU_rr<0b0000101, 0b111, "maxu">, Sched<[]>; def MAXU : ALU_rr<0b0000101, 0b111, "maxu">, Sched<[]>;
} // Predicates = [HasStdExtZbb] } // Predicates = [HasStdExtZbb]

8
llvm/test/MC/RISCV/rv32zbb-valid.s
View File

@ -42,12 +42,12 @@ sext.h t0, t1
# CHECK-ASM-AND-OBJ: min t0, t1, t2 # CHECK-ASM-AND-OBJ: min t0, t1, t2
# CHECK-ASM: encoding: [0xb3,0x42,0x73,0x0a] # CHECK-ASM: encoding: [0xb3,0x42,0x73,0x0a]
min t0, t1, t2 min t0, t1, t2
# CHECK-ASM-AND-OBJ: max t0, t1, t2
# CHECK-ASM: encoding: [0xb3,0x52,0x73,0x0a]
max t0, t1, t2
# CHECK-ASM-AND-OBJ: minu t0, t1, t2 # CHECK-ASM-AND-OBJ: minu t0, t1, t2
# CHECK-ASM: encoding: [0xb3,0x62,0x73,0x0a] # CHECK-ASM: encoding: [0xb3,0x52,0x73,0x0a]
minu t0, t1, t2 minu t0, t1, t2
# CHECK-ASM-AND-OBJ: max t0, t1, t2
# CHECK-ASM: encoding: [0xb3,0x62,0x73,0x0a]
max t0, t1, t2
# CHECK-ASM-AND-OBJ: maxu t0, t1, t2 # CHECK-ASM-AND-OBJ: maxu t0, t1, t2
# CHECK-ASM: encoding: [0xb3,0x72,0x73,0x0a] # CHECK-ASM: encoding: [0xb3,0x72,0x73,0x0a]
maxu t0, t1, t2 maxu t0, t1, t2