forked from OSchip/llvm-project
parent
c981d72d1a
commit
d7917b6248
|
@ -1915,7 +1915,7 @@ unsigned SelectionDAGLowering::Clusterify(CaseVector& Cases,
|
|||
SI.getSuccessorValue(i),
|
||||
SMBB));
|
||||
}
|
||||
sort(Cases.begin(), Cases.end(), CaseCmp());
|
||||
std::sort(Cases.begin(), Cases.end(), CaseCmp());
|
||||
|
||||
// Merge case into clusters
|
||||
if (Cases.size()>=2)
|
||||
|
|
|
@ -244,7 +244,7 @@ unsigned LowerSwitch::Clusterify(CaseVector& Cases, SwitchInst *SI) {
|
|||
Cases.push_back(CaseRange(SI->getSuccessorValue(i),
|
||||
SI->getSuccessorValue(i),
|
||||
SI->getSuccessor(i)));
|
||||
sort(Cases.begin(), Cases.end(), CaseCmp());
|
||||
std::sort(Cases.begin(), Cases.end(), CaseCmp());
|
||||
|
||||
// Merge case into clusters
|
||||
if (Cases.size()>=2)
|
||||
|
|
Loading…
Reference in New Issue