maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

PowerPC instruction definitions use LittleEndian-style encoding [0..31] 

llvm-svn: 16977
This commit is contained in:
Misha Brukman 2004-10-14 05:54:38 +00:00
parent dba1f62eb8
commit d6ac8f5e5a
3 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/PowerPC/PPC32.td
View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PPC32 : Target {

2
llvm/lib/Target/PowerPC/PPC64.td
View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PPC64 : Target {

2
llvm/lib/Target/PowerPC/PowerPC.td
View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PowerPC : Target {