maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Pseudo-ize tBX_RET and tBX_RET_vararg. 

llvm-svn: 134739
This commit is contained in:
Jim Grosbach 2011-07-08 21:10:35 +00:00
parent debe69fb37
commit d61ae786bd
1 changed files with 5 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
llvm/lib/Target/ARM/ARMInstrThumb.td
View File

@ -385,24 +385,13 @@ let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in {
} }
let isReturn = 1, isTerminator = 1, isBarrier = 1 in { let isReturn = 1, isTerminator = 1, isBarrier = 1 in {
def tBX_RET : TI<(outs), (ins), IIC_Br, "bx\tlr", def tBX_RET : tPseudoExpand<(outs), (ins), Size2Bytes, IIC_Br,
[(ARMretflag)]>, [(ARMretflag)], (tBX LR, (ops 14, zero_reg))>;
T1Special<{1,1,0,?}> {
// A6.2.3 & A8.6.25
let Inst{6-3} = 0b1110; // Rm = lr
let Inst{2-0} = 0b000;
}
// Alternative return instruction used by vararg functions. // Alternative return instruction used by vararg functions.
def tBX_RET_vararg : TI<(outs), (ins tGPR:$Rm), def tBX_RET_vararg : tPseudoExpand<(outs), (ins tGPR:$Rm),
IIC_Br, "bx\t$Rm", Size2Bytes, IIC_Br, [],
[]>, (tBX GPR:$Rm, (ops 14, zero_reg))>;
T1Special<{1,1,0,?}> {
// A6.2.3 & A8.6.25
bits<4> Rm;
let Inst{6-3} = Rm;
let Inst{2-0} = 0b000;
}
} }
// All calls clobber the non-callee saved registers. SP is marked as a use to // All calls clobber the non-callee saved registers. SP is marked as a use to