forked from OSchip/llvm-project
parent
7c1f3d8cad
commit
d324a7c990
|
@ -464,8 +464,8 @@ let neverHasSideEffects = 1 in {
|
|||
|
||||
let Defs = [EFLAGS] in {
|
||||
|
||||
def ADD64i32 : RI<0x05, RawFrm, (outs), (ins i32imm:$src),
|
||||
"add{q}\t{$src, %rax|%rax, $src}", []>;
|
||||
def ADD64i32 : RIi32<0x05, RawFrm, (outs), (ins i32imm:$src),
|
||||
"add{q}\t{$src, %rax|%rax, $src}", []>;
|
||||
|
||||
let isTwoAddress = 1 in {
|
||||
let isConvertibleToThreeAddress = 1 in {
|
||||
|
|
|
@ -24,3 +24,6 @@ movq $12, foo(%rip)
|
|||
// CHECK: movq $12, foo(%rip)
|
||||
// CHECK: encoding: [0x48,0xc7,0x05,A,A,A,A,0x0c,0x00,0x00,0x00]
|
||||
// CHECK: fixup A - offset: 3, value: foo-8, kind: reloc_riprel_4byte
|
||||
|
||||
// CHECK: addq $-424, %rax # encoding: [0x48,0x05,0x58,0xfe,0xff,0xff]
|
||||
addq $-424, %rax
|
||||
|
|
Loading…
Reference in New Issue