maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Implement multiply operator 

llvm-svn: 4506
This commit is contained in:
Chris Lattner 2002-11-02 20:28:58 +00:00
parent 97c2c655c8
commit d12e1bc777
2 changed files with 32 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
llvm/lib/Target/X86/InstSelectSimple.cpp
View File

@ -61,6 +61,7 @@ namespace {
// Arithmetic operators // Arithmetic operators
void visitAdd(BinaryOperator &B) { visitSimpleBinary(B, 0); } void visitAdd(BinaryOperator &B) { visitSimpleBinary(B, 0); }
void visitSub(BinaryOperator &B) { visitSimpleBinary(B, 1); } void visitSub(BinaryOperator &B) { visitSimpleBinary(B, 1); }
void visitMul(BinaryOperator &B);
// Bitwise operators // Bitwise operators
void visitAnd(BinaryOperator &B) { visitSimpleBinary(B, 2); } void visitAnd(BinaryOperator &B) { visitSimpleBinary(B, 2); }
@ -221,7 +222,33 @@ void ISel::visitSimpleBinary(BinaryOperator &B, unsigned OperatorClass) {
BuildMI(BB, Opcode, 2, getReg(B)).addReg(Op0r).addReg(Op1r); BuildMI(BB, Opcode, 2, getReg(B)).addReg(Op0r).addReg(Op1r);
} }
/// visitMul - Multiplies are not simple binary operators because they must deal
/// with the EAX register explicitly.
///
void ISel::visitMul(BinaryOperator &I) {
unsigned Class = getClass(I.getType());
if (Class > 2) // FIXME: Handle longs
visitInstruction(I);
static const unsigned Regs[] ={ X86::AL , X86::AX , X86::EAX };
static const unsigned MulOpcode[]={ X86::MULrr8, X86::MULrr16, X86::MULrr32 };
static const unsigned MovOpcode[]={ X86::MOVrr8, X86::MOVrr16, X86::MOVrr32 };
unsigned Reg = Regs[Class];
unsigned Op0Reg = getReg(I.getOperand(1));
unsigned Op1Reg = getReg(I.getOperand(1));
// Put the first operand into one of the A registers...
BuildMI(BB, MovOpcode[Class], 1, Reg).addReg(Op0Reg);
// Emit the appropriate multiple instruction...
// FIXME: We need to mark that this modified AH, DX, or EDX also!!
BuildMI(BB, MulOpcode[Class], 2, Reg).addReg(Reg).addReg(Op1Reg);
// Put the result into the destination register...
BuildMI(BB, MovOpcode[Class], 1, getReg(I)).addReg(Reg);
}
/// Shift instructions: 'shl', 'sar', 'shr' - Some special cases here /// Shift instructions: 'shl', 'sar', 'shr' - Some special cases here
/// for constant immediate shift values, and for constant immediate /// for constant immediate shift values, and for constant immediate
@ -269,7 +296,7 @@ ISel::visitShiftInst (ShiftInst & I)
// //
// Emit: move cl, shiftAmount (put the shift amount in CL.) // Emit: move cl, shiftAmount (put the shift amount in CL.)
BuildMI (BB, X86::MOVrr8, 2, X86::CL).addReg(getReg(I.getOperand(1))); BuildMI(BB, X86::MOVrr8, 1, X86::CL).addReg(getReg(I.getOperand(1)));
// This is a shift right (SHR). // This is a shift right (SHR).
static const unsigned NonConstantOperand[][4] = { static const unsigned NonConstantOperand[][4] = {

4
llvm/lib/Target/X86/X86InstrInfo.def
View File

@ -52,6 +52,10 @@ I(ADDrr32 , "addl", 0, 0) // R32 += R32 01/r
I(SUBrr8 , "subb", 0, 0) // R8 -= R8 2A/r I(SUBrr8 , "subb", 0, 0) // R8 -= R8 2A/r
I(SUBrr16 , "subw", 0, 0) // R16 -= R16 2B/r I(SUBrr16 , "subw", 0, 0) // R16 -= R16 2B/r
I(SUBrr32 , "subl", 0, 0) // R32 -= R32 2B/r I(SUBrr32 , "subl", 0, 0) // R32 -= R32 2B/r
I(MULrr8 , "mulb", 0, 0) // AX = AL*R8 F6/4
I(MULrr16 , "mulw", 0, 0) // DX:AX= AX*R16 F7/4
I(MULrr32 , "mull", 0, 0) // ED:EA= EA*R32 F7/4
// Logical operators // Logical operators
I(ANDrr8 , "andb", 0, 0) // R8 &= R8 20/r I(ANDrr8 , "andb", 0, 0) // R8 &= R8 20/r