forked from OSchip/llvm-project
Fix for codegen bug that could cause illegal cmn instruction generation
In rare cases the dead definition elimination pass code can cause illegal cmn instructions when it replaces dead registers on instructions that use unmaterialized frame indexes. This patch disables the dead definition optimization for instructions which include frame index operands. rdar://16438284 llvm-svn: 206208
This commit is contained in:
parent
6d2e3c638f
commit
cfc05450e5
|
@ -30,7 +30,7 @@ private:
|
|||
const TargetRegisterInfo *TRI;
|
||||
bool implicitlyDefinesSubReg(unsigned Reg, const MachineInstr *MI);
|
||||
bool processMachineBasicBlock(MachineBasicBlock *MBB);
|
||||
|
||||
bool usesFrameIndex(const MachineInstr *MI);
|
||||
public:
|
||||
static char ID; // Pass identification, replacement for typeid.
|
||||
explicit ARM64DeadRegisterDefinitions() : MachineFunctionPass(ID) {}
|
||||
|
@ -57,12 +57,27 @@ bool ARM64DeadRegisterDefinitions::implicitlyDefinesSubReg(
|
|||
return false;
|
||||
}
|
||||
|
||||
bool ARM64DeadRegisterDefinitions::usesFrameIndex(const MachineInstr *MI) {
|
||||
for (int I = MI->getDesc().getNumDefs(), E = MI->getNumOperands(); I != E; ++I) {
|
||||
if (MI->getOperand(I).isFI())
|
||||
return true;
|
||||
}
|
||||
return false;
|
||||
}
|
||||
|
||||
bool
|
||||
ARM64DeadRegisterDefinitions::processMachineBasicBlock(MachineBasicBlock *MBB) {
|
||||
bool Changed = false;
|
||||
for (MachineBasicBlock::iterator I = MBB->begin(), E = MBB->end(); I != E;
|
||||
++I) {
|
||||
MachineInstr *MI = I;
|
||||
if (usesFrameIndex(MI)) {
|
||||
// We need to skip this instruction because while it appears to have a
|
||||
// dead def it uses a frame index which might expand into a multi
|
||||
// instruction sequence during EPI
|
||||
DEBUG(dbgs() << " Ignoring, operand is frame index\n");
|
||||
continue;
|
||||
}
|
||||
for (int i = 0, e = MI->getDesc().getNumDefs(); i != e; ++i) {
|
||||
MachineOperand &MO = MI->getOperand(i);
|
||||
if (MO.isReg() && MO.isDead() && MO.isDef()) {
|
||||
|
|
|
@ -0,0 +1,18 @@
|
|||
; RUN: llc -march=arm64 < %s | FileCheck %s
|
||||
|
||||
target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
|
||||
target triple = "arm64-apple-ios7.0.0"
|
||||
|
||||
; Function Attrs: nounwind ssp uwtable
|
||||
define i32 @test1() #0 {
|
||||
%tmp1 = alloca i8
|
||||
%tmp2 = alloca i32, i32 4096
|
||||
%tmp3 = icmp eq i8* %tmp1, null
|
||||
%tmp4 = zext i1 %tmp3 to i32
|
||||
|
||||
ret i32 %tmp4
|
||||
|
||||
; CHECK-LABEL: test1
|
||||
; CHECK: adds [[TEMP:[a-z0-9]+]], sp, #16384
|
||||
; CHECK: adds [[TEMP]], [[TEMP]], #15
|
||||
}
|
Loading…
Reference in New Issue