maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[AMDGPU] Fixed dpp_combine.mir with expensive checks. NFC. 

llvm-svn: 374365
This commit is contained in:
Stanislav Mekhanoshin 2019-10-10 15:28:52 +00:00
parent f7aee61be2
commit cbe55c7caf
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
llvm/test/CodeGen/AMDGPU/dpp_combine.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass=gcn-dpp-combine -o - %s | FileCheck %s # RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass=gcn-dpp-combine -verify-machineinstrs -o - %s | FileCheck %s
--- ---
# old is undefined: only combine when masks are fully enabled and # old is undefined: only combine when masks are fully enabled and
@ -530,22 +530,24 @@ body: |
# Test instruction which does not have modifiers in VOP1 form but does in DPP form. # Test instruction which does not have modifiers in VOP1 form but does in DPP form.
# CHECK-LABEL: name: dpp_vop1 # CHECK-LABEL: name: dpp_vop1
# CHECK: %3:vgpr_32 = V_CEIL_F32_dpp %1:vgpr_32, 0, undef %2:vgpr_32, 1, 15, 15, 1, implicit $exec # CHECK: %3:vgpr_32 = V_CEIL_F32_dpp %0, 0, undef %2:vgpr_32, 1, 15, 15, 1, implicit $exec
name: dpp_vop1 name: dpp_vop1
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
%2:vgpr_32 = V_MOV_B32_dpp undef %1:vgpr_32, undef %0:vgpr_32, 1, 15, 15, 1, implicit $exec %1:vgpr_32 = IMPLICIT_DEF
%2:vgpr_32 = V_MOV_B32_dpp %1:vgpr_32, undef %0:vgpr_32, 1, 15, 15, 1, implicit $exec
%3:vgpr_32 = V_CEIL_F32_e32 %2, implicit $exec %3:vgpr_32 = V_CEIL_F32_e32 %2, implicit $exec
... ...
# Test instruction which does not have modifiers in VOP2 form but does in DPP form. # Test instruction which does not have modifiers in VOP2 form but does in DPP form.
# CHECK-LABEL: name: dpp_min # CHECK-LABEL: name: dpp_min
# CHECK: %3:vgpr_32 = V_MIN_F32_dpp %1:vgpr_32, 0, undef %2:vgpr_32, 0, undef %4:vgpr_32, 1, 15, 15, 1, implicit $exec # CHECK: %3:vgpr_32 = V_MIN_F32_dpp %0, 0, undef %2:vgpr_32, 0, undef %4:vgpr_32, 1, 15, 15, 1, implicit $exec
name: dpp_min name: dpp_min
tracksRegLiveness: true tracksRegLiveness: true
body: | body: |
bb.0: bb.0:
%2:vgpr_32 = V_MOV_B32_dpp undef %1:vgpr_32, undef %0:vgpr_32, 1, 15, 15, 1, implicit $exec %1:vgpr_32 = IMPLICIT_DEF
%2:vgpr_32 = V_MOV_B32_dpp %1:vgpr_32, undef %0:vgpr_32, 1, 15, 15, 1, implicit $exec
%4:vgpr_32 = V_MIN_F32_e32 %2, undef %3:vgpr_32, implicit $exec %4:vgpr_32 = V_MIN_F32_e32 %2, undef %3:vgpr_32, implicit $exec
... ...