forked from OSchip/llvm-project
Don't read PreRegAlloc before it is initialized.
llvm-svn: 150286
This commit is contained in:
parent
f6172c2cbc
commit
c8046c02c2
|
@ -311,12 +311,6 @@ static bool LoopIsOuterMostWithPredecessor(MachineLoop *CurLoop) {
|
|||
}
|
||||
|
||||
bool MachineLICM::runOnMachineFunction(MachineFunction &MF) {
|
||||
if (PreRegAlloc)
|
||||
DEBUG(dbgs() << "******** Pre-regalloc Machine LICM: ");
|
||||
else
|
||||
DEBUG(dbgs() << "******** Post-regalloc Machine LICM: ");
|
||||
DEBUG(dbgs() << MF.getFunction()->getName() << " ********\n");
|
||||
|
||||
Changed = FirstInLoop = false;
|
||||
TM = &MF.getTarget();
|
||||
TII = TM->getInstrInfo();
|
||||
|
@ -328,6 +322,12 @@ bool MachineLICM::runOnMachineFunction(MachineFunction &MF) {
|
|||
|
||||
PreRegAlloc = MRI->isSSA();
|
||||
|
||||
if (PreRegAlloc)
|
||||
DEBUG(dbgs() << "******** Pre-regalloc Machine LICM: ");
|
||||
else
|
||||
DEBUG(dbgs() << "******** Post-regalloc Machine LICM: ");
|
||||
DEBUG(dbgs() << MF.getFunction()->getName() << " ********\n");
|
||||
|
||||
if (PreRegAlloc) {
|
||||
// Estimate register pressure during pre-regalloc pass.
|
||||
unsigned NumRC = TRI->getNumRegClasses();
|
||||
|
|
Loading…
Reference in New Issue