maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Use the correct register class as a constaint to gcc's inline assembly, so 

that we don't end up trying to use r0 as a base register.

llvm-svn: 18176
This commit is contained in:
Nate Begeman 2004-11-23 21:37:22 +00:00
parent 617760687a
commit c5fc6f5717
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/PowerPC/PPC32JITInfo.cpp
View File

@ -61,7 +61,7 @@ static void CompilationCallback() {
"stfd f4, 24(%1)\n" "stfd f5, 32(%1)\n" "stfd f6, 40(%1)\n"
"stfd f7, 48(%1)\n" "stfd f8, 56(%1)\n" "stfd f9, 64(%1)\n"
"stfd f10, 72(%1)\n" "stfd f11, 80(%1)\n" "stfd f12, 88(%1)\n"
"stfd f13, 96(%1)\n" :: "r" (IntRegs), "r" (FPRegs) );
"stfd f13, 96(%1)\n" :: "b" (IntRegs), "b" (FPRegs) );
#endif
unsigned *CameFromStub = (unsigned*)__builtin_return_address(0);
@ -121,7 +121,7 @@ static void CompilationCallback() {
"mtctr r0\n" // Put it into the CTR register
"lwz r1,0(r1)\n" // Pop two frames off
"bctr\n" :: // Return to stub!
"r" (FPRegs), "r" (IntRegs));
"b" (FPRegs), "b" (IntRegs));
#endif
}