maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Add support for the ARM 't' register constraint. And another testcase 

for the 'x' register constraint.

Part of rdar://9119939

llvm-svn: 134220
This commit is contained in:
Eric Christopher 2011-07-01 00:30:46 +00:00
parent d8e27a584e
commit c011d31543
2 changed files with 25 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
llvm/lib/Target/ARM/ARMISelLowering.cpp
View File

@ -7484,6 +7484,7 @@ ARMTargetLowering::getConstraintType(const std::string &Constraint) const {
case 'w': return C_RegisterClass; case 'w': return C_RegisterClass;
case 'h': return C_RegisterClass; case 'h': return C_RegisterClass;
case 'x': return C_RegisterClass; case 'x': return C_RegisterClass;
case 't': return C_RegisterClass;
} }
} else if (Constraint.size() == 2) { } else if (Constraint.size() == 2) {
switch (Constraint[0]) { switch (Constraint[0]) {
@ -7563,6 +7564,10 @@ ARMTargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
if (VT.getSizeInBits() == 128) if (VT.getSizeInBits() == 128)
return RCPair(0U, ARM::QPR_8RegisterClass); return RCPair(0U, ARM::QPR_8RegisterClass);
break; break;
case 't':
if (VT == MVT::f32)
return RCPair(0U, ARM::SPRRegisterClass);
break;
} }
} }
if (StringRef("{cc}").equals_lower(Constraint)) if (StringRef("{cc}").equals_lower(Constraint))

20
llvm/test/CodeGen/ARM/inlineasm3.ll
View File

@ -68,3 +68,23 @@ entry:
%0 = tail call float asm "flds s15, $0", "=x"() nounwind %0 = tail call float asm "flds s15, $0", "=x"() nounwind
ret float %0 ret float %0
} }
; Radar 9307836 & 9119939
define double @t7(double %y) nounwind ssp {
entry:
; CHECK: t7
; CHECK: flds s15, d0
%0 = tail call double asm "flds s15, $0", "=x"() nounwind
ret double %0
}
; Radar 9307836 & 9119939
define float @t8(float %y) nounwind ssp {
entry:
; CHECK: t8
; CHECK: flds s15, s0
%0 = tail call float asm "flds s15, $0", "=t"() nounwind
ret float %0
}