maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Update these argument lists for the isNormalMemory 

argument. This doesn't affect current functionality.

llvm-svn: 61779
This commit is contained in:
Dan Gohman 2009-01-06 01:28:56 +00:00
parent 79c3516912
commit bf8e5204d1
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
View File

@ -729,7 +729,8 @@ void ScheduleDAGRRList::ListScheduleBottomUp() {
DOUT << "Adding an edge from SU # " << TrySU->NodeNum DOUT << "Adding an edge from SU # " << TrySU->NodeNum
<< " to SU #" << Copies.front()->NodeNum << "\n"; << " to SU #" << Copies.front()->NodeNum << "\n";
AddPred(TrySU, SDep(Copies.front(), SDep::Order, /*Latency=*/1, AddPred(TrySU, SDep(Copies.front(), SDep::Order, /*Latency=*/1,
/*Reg=*/0, /*isMustAlias=*/false, /*Reg=*/0, /*isNormalMemory=*/false,
/*isMustAlias=*/false,
/*isArtificial=*/true)); /*isArtificial=*/true));
NewDef = Copies.back(); NewDef = Copies.back();
} }
@ -738,7 +739,8 @@ void ScheduleDAGRRList::ListScheduleBottomUp() {
<< " to SU #" << TrySU->NodeNum << "\n"; << " to SU #" << TrySU->NodeNum << "\n";
LiveRegDefs[Reg] = NewDef; LiveRegDefs[Reg] = NewDef;
AddPred(NewDef, SDep(TrySU, SDep::Order, /*Latency=*/1, AddPred(NewDef, SDep(TrySU, SDep::Order, /*Latency=*/1,
/*Reg=*/0, /*isMustAlias=*/false, /*Reg=*/0, /*isNormalMemory=*/false,
/*isMustAlias=*/false,
/*isArtificial=*/true)); /*isArtificial=*/true));
TrySU->isAvailable = false; TrySU->isAvailable = false;
CurSU = NewDef; CurSU = NewDef;
@ -1253,7 +1255,8 @@ void RegReductionPriorityQueue<SF>::AddPseudoTwoAddrDeps() {
DOUT << "Adding a pseudo-two-addr edge from SU # " << SU->NodeNum DOUT << "Adding a pseudo-two-addr edge from SU # " << SU->NodeNum
<< " to SU #" << SuccSU->NodeNum << "\n"; << " to SU #" << SuccSU->NodeNum << "\n";
scheduleDAG->AddPred(SU, SDep(SuccSU, SDep::Order, /*Latency=*/0, scheduleDAG->AddPred(SU, SDep(SuccSU, SDep::Order, /*Latency=*/0,
/*Reg=*/0, /*isMustAlias=*/false, /*Reg=*/0, /*isNormalMemory=*/false,
/*isMustAlias=*/false,
/*isArtificial=*/true)); /*isArtificial=*/true));
} }
} }