forked from OSchip/llvm-project
[InstCombine] fix auto-generated FileCheck-captured variable refs
The script at utils/update_test_checks.py has (had?) a bug when variables start with the same sequence of letters (clearly, not all of the time). llvm-svn: 302674
This commit is contained in:
parent
1cdcbcdb92
commit
beac508fc9
|
@ -399,7 +399,7 @@ define i32 @demorgan_or_zext(i1 %X, i1 %Y) {
|
|||
; CHECK-LABEL: @demorgan_or_zext(
|
||||
; CHECK-NEXT: [[OR1_DEMORGAN:%.*]] = and i1 %X, %Y
|
||||
; CHECK-NEXT: [[OR1:%.*]] = xor i1 [[OR1_DEMORGAN]], true
|
||||
; CHECK-NEXT: [[OR:%.*]] = zext i1 [[OR:%.*]]1 to i32
|
||||
; CHECK-NEXT: [[OR:%.*]] = zext i1 [[OR1]] to i32
|
||||
; CHECK-NEXT: ret i32 [[OR]]
|
||||
;
|
||||
%zextX = zext i1 %X to i32
|
||||
|
@ -414,7 +414,7 @@ define i32 @demorgan_and_zext(i1 %X, i1 %Y) {
|
|||
; CHECK-LABEL: @demorgan_and_zext(
|
||||
; CHECK-NEXT: [[AND1_DEMORGAN:%.*]] = or i1 %X, %Y
|
||||
; CHECK-NEXT: [[AND1:%.*]] = xor i1 [[AND1_DEMORGAN]], true
|
||||
; CHECK-NEXT: [[AND:%.*]] = zext i1 [[AND:%.*]]1 to i32
|
||||
; CHECK-NEXT: [[AND:%.*]] = zext i1 [[AND1]] to i32
|
||||
; CHECK-NEXT: ret i32 [[AND]]
|
||||
;
|
||||
%zextX = zext i1 %X to i32
|
||||
|
@ -429,7 +429,7 @@ define <2 x i32> @demorgan_or_zext_vec(<2 x i1> %X, <2 x i1> %Y) {
|
|||
; CHECK-LABEL: @demorgan_or_zext_vec(
|
||||
; CHECK-NEXT: [[OR1_DEMORGAN:%.*]] = and <2 x i1> %X, %Y
|
||||
; CHECK-NEXT: [[OR1:%.*]] = xor <2 x i1> [[OR1_DEMORGAN]], <i1 true, i1 true>
|
||||
; CHECK-NEXT: [[OR:%.*]] = zext <2 x i1> [[OR:%.*]]1 to <2 x i32>
|
||||
; CHECK-NEXT: [[OR:%.*]] = zext <2 x i1> [[OR1]] to <2 x i32>
|
||||
; CHECK-NEXT: ret <2 x i32> [[OR]]
|
||||
;
|
||||
%zextX = zext <2 x i1> %X to <2 x i32>
|
||||
|
@ -444,7 +444,7 @@ define <2 x i32> @demorgan_and_zext_vec(<2 x i1> %X, <2 x i1> %Y) {
|
|||
; CHECK-LABEL: @demorgan_and_zext_vec(
|
||||
; CHECK-NEXT: [[AND1_DEMORGAN:%.*]] = or <2 x i1> %X, %Y
|
||||
; CHECK-NEXT: [[AND1:%.*]] = xor <2 x i1> [[AND1_DEMORGAN]], <i1 true, i1 true>
|
||||
; CHECK-NEXT: [[AND:%.*]] = zext <2 x i1> [[AND:%.*]]1 to <2 x i32>
|
||||
; CHECK-NEXT: [[AND:%.*]] = zext <2 x i1> [[AND1]] to <2 x i32>
|
||||
; CHECK-NEXT: ret <2 x i32> [[AND]]
|
||||
;
|
||||
%zextX = zext <2 x i1> %X to <2 x i32>
|
||||
|
|
|
@ -128,7 +128,7 @@ F:
|
|||
define i32 @test10(i32 %i) {
|
||||
; CHECK-LABEL: @test10(
|
||||
; CHECK-NEXT: [[B1:%.*]] = shl i32 %i, 30
|
||||
; CHECK-NEXT: [[B:%.*]] = ashr exact i32 [[B:%.*]]1, 30
|
||||
; CHECK-NEXT: [[B:%.*]] = ashr exact i32 [[B1]], 30
|
||||
; CHECK-NEXT: ret i32 [[B]]
|
||||
;
|
||||
%tmp12 = trunc i32 %i to i8
|
||||
|
|
|
@ -24,7 +24,7 @@ define i64 @test2(i64 %a) {
|
|||
; CHECK-LABEL: @test2(
|
||||
; CHECK-NEXT: [[B:%.*]] = trunc i64 %a to i32
|
||||
; CHECK-NEXT: [[D1:%.*]] = shl i64 %a, 36
|
||||
; CHECK-NEXT: [[D:%.*]] = ashr exact i64 [[D:%.*]]1, 36
|
||||
; CHECK-NEXT: [[D:%.*]] = ashr exact i64 [[D1]], 36
|
||||
; CHECK-NEXT: call void @use(i32 [[B]])
|
||||
; CHECK-NEXT: ret i64 [[D]]
|
||||
;
|
||||
|
|
Loading…
Reference in New Issue