forked from OSchip/llvm-project
Reenable use of divmod compiler_rt functions for iOS 5.0 and later.
llvm-svn: 141368
This commit is contained in:
parent
b7609cd35f
commit
bc1589945d
|
@ -422,6 +422,13 @@ ARMTargetLowering::ARMTargetLowering(TargetMachine &TM)
|
|||
setLibcallName(RTLIB::MEMSET, "__aeabi_memset");
|
||||
}
|
||||
|
||||
// Use divmod compiler-rt calls for iOS 5.0 and later.
|
||||
if (Subtarget->getTargetTriple().getOS() == Triple::IOS &&
|
||||
!Subtarget->getTargetTriple().isOSVersionLT(5, 0)) {
|
||||
setLibcallName(RTLIB::SDIVREM_I32, "__divmodsi4");
|
||||
setLibcallName(RTLIB::UDIVREM_I32, "__udivmodsi4");
|
||||
}
|
||||
|
||||
if (Subtarget->isThumb1Only())
|
||||
addRegisterClass(MVT::i32, ARM::tGPRRegisterClass);
|
||||
else
|
||||
|
|
|
@ -0,0 +1,58 @@
|
|||
; RUN: llc < %s -mtriple=arm-apple-ios5.0 | FileCheck %s
|
||||
|
||||
define void @foo(i32 %x, i32 %y, i32* nocapture %P) nounwind ssp {
|
||||
entry:
|
||||
; CHECK: foo:
|
||||
; CHECK: bl ___divmodsi4
|
||||
; CHECK-NOT: bl ___divmodsi4
|
||||
%div = sdiv i32 %x, %y
|
||||
store i32 %div, i32* %P, align 4
|
||||
%rem = srem i32 %x, %y
|
||||
%arrayidx6 = getelementptr inbounds i32* %P, i32 1
|
||||
store i32 %rem, i32* %arrayidx6, align 4
|
||||
ret void
|
||||
}
|
||||
|
||||
define void @bar(i32 %x, i32 %y, i32* nocapture %P) nounwind ssp {
|
||||
entry:
|
||||
; CHECK: bar:
|
||||
; CHECK: bl ___udivmodsi4
|
||||
; CHECK-NOT: bl ___udivmodsi4
|
||||
%div = udiv i32 %x, %y
|
||||
store i32 %div, i32* %P, align 4
|
||||
%rem = urem i32 %x, %y
|
||||
%arrayidx6 = getelementptr inbounds i32* %P, i32 1
|
||||
store i32 %rem, i32* %arrayidx6, align 4
|
||||
ret void
|
||||
}
|
||||
|
||||
; rdar://9280991
|
||||
@flags = external unnamed_addr global i32
|
||||
@tabsize = external unnamed_addr global i32
|
||||
|
||||
define void @do_indent(i32 %cols) nounwind {
|
||||
entry:
|
||||
; CHECK: do_indent:
|
||||
%0 = load i32* @flags, align 4
|
||||
%1 = and i32 %0, 67108864
|
||||
%2 = icmp eq i32 %1, 0
|
||||
br i1 %2, label %bb1, label %bb
|
||||
|
||||
bb:
|
||||
; CHECK: bl ___divmodsi4
|
||||
%3 = load i32* @tabsize, align 4
|
||||
%4 = srem i32 %cols, %3
|
||||
%5 = sdiv i32 %cols, %3
|
||||
%6 = tail call i32 @llvm.objectsize.i32(i8* null, i1 false)
|
||||
%7 = tail call i8* @__memset_chk(i8* null, i32 9, i32 %5, i32 %6) nounwind
|
||||
br label %bb1
|
||||
|
||||
bb1:
|
||||
%line_indent_len.0 = phi i32 [ %4, %bb ], [ 0, %entry ]
|
||||
%8 = getelementptr inbounds i8* null, i32 %line_indent_len.0
|
||||
store i8 0, i8* %8, align 1
|
||||
ret void
|
||||
}
|
||||
|
||||
declare i32 @llvm.objectsize.i32(i8*, i1) nounwind readnone
|
||||
declare i8* @__memset_chk(i8*, i32, i32, i32) nounwind
|
Loading…
Reference in New Issue