maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[VectorCombine] add test for Hexagon that would crash; NFC 

This test verifies the code change from:
rGb0b95dab1ce2
(although that would not be true if PR47128 is fixed)
This commit is contained in:
Sanjay Patel 2020-08-12 08:36:02 -04:00
parent bca1b8ed99
commit b97e402ca5
2 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/test/Transforms/VectorCombine/Hexagon/lit.local.cfg Normal file
View File

@ -0,0 +1,2 @@
if not 'Hexagon' in config.root.targets:
config.unsupported = True

17
llvm/test/Transforms/VectorCombine/Hexagon/load.ll Normal file
View File

@ -0,0 +1,17 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -vector-combine -S -mtriple=hexagon-- | FileCheck %s --check-prefixes=CHECK
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
; This would crash because TTI returns "0" for vector length.
define <4 x float> @load_f32_insert_v4f32(float* align 16 dereferenceable(16) %p) {
; CHECK-LABEL: @load_f32_insert_v4f32(
; CHECK-NEXT: [[S:%.*]] = load float, float* [[P:%.*]], align 4
; CHECK-NEXT: [[R:%.*]] = insertelement <4 x float> undef, float [[S]], i32 0
; CHECK-NEXT: ret <4 x float> [[R]]
;
%s = load float, float* %p, align 4
%r = insertelement <4 x float> undef, float %s, i32 0
ret <4 x float> %r
}