forked from OSchip/llvm-project
[X86] Tag CET-IBT instruction scheduler classes
llvm-svn: 324898
This commit is contained in:
parent
d0693a6501
commit
b941f5dc5f
|
@ -536,10 +536,10 @@ let SchedRW = [WriteSystem], Predicates = [HasSHSTK] in{
|
|||
} // Defs SSP
|
||||
} // SchedRW && HasSHSTK
|
||||
|
||||
let Predicates = [HasIBT] in {
|
||||
let SchedRW = [WriteSystem], Predicates = [HasIBT] in {
|
||||
def ENDBR64 : I<0x1E, MRM_FA, (outs), (ins), "endbr64", []>, XS;
|
||||
def ENDBR32 : I<0x1E, MRM_FB, (outs), (ins), "endbr32", []>, XS;
|
||||
} // HasIBT
|
||||
} // SchedRW && HasIBT
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
// XSAVE instructions
|
||||
|
|
Loading…
Reference in New Issue