forked from OSchip/llvm-project
parent
a7107f992e
commit
b522550ce5
|
@ -1743,6 +1743,7 @@ bool ARMFastISel::SelectRet(const Instruction *I) {
|
||||||
CCValAssign &VA = ValLocs[0];
|
CCValAssign &VA = ValLocs[0];
|
||||||
|
|
||||||
// Don't bother handling odd stuff for now.
|
// Don't bother handling odd stuff for now.
|
||||||
|
// FIXME: Should be able to handle i1, i8, and/or i16 return types.
|
||||||
if (VA.getLocInfo() != CCValAssign::Full)
|
if (VA.getLocInfo() != CCValAssign::Full)
|
||||||
return false;
|
return false;
|
||||||
// Only handle register returns for now.
|
// Only handle register returns for now.
|
||||||
|
@ -1934,6 +1935,7 @@ bool ARMFastISel::SelectCall(const Instruction *I) {
|
||||||
|
|
||||||
Type *ArgTy = (*i)->getType();
|
Type *ArgTy = (*i)->getType();
|
||||||
MVT ArgVT;
|
MVT ArgVT;
|
||||||
|
// FIXME: Should be able to handle i1, i8, and/or i16 parameters.
|
||||||
if (!isTypeLegal(ArgTy, ArgVT))
|
if (!isTypeLegal(ArgTy, ArgVT))
|
||||||
return false;
|
return false;
|
||||||
unsigned OriginalAlignment = TD.getABITypeAlignment(ArgTy);
|
unsigned OriginalAlignment = TD.getABITypeAlignment(ArgTy);
|
||||||
|
|
Loading…
Reference in New Issue