maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

The Vm and Vn register fields must be the same for a register-register vmov. 

llvm-svn: 119867
This commit is contained in:
Owen Anderson 2010-11-19 23:12:43 +00:00
parent a5f048485f
commit b4fd2c90e9
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
llvm/lib/Target/ARM/ARMInstrNEON.td
View File

@ -3884,9 +3884,13 @@ def VSWPq : N2VX<0b11, 0b11, 0b00, 0b10, 0b00000, 1, 0,
let neverHasSideEffects = 1 in {
def VMOVDneon: N3VX<0, 0, 0b10, 0b0001, 0, 1, (outs DPR:$Vd), (ins DPR:$Vm),
N3RegFrm, IIC_VMOV, "vmov", "$Vd, $Vm", "", []>;
N3RegFrm, IIC_VMOV, "vmov", "$Vd, $Vm", "", []> {
let Vn{4-0} = Vm{4-0};
}
def VMOVQ : N3VX<0, 0, 0b10, 0b0001, 1, 1, (outs QPR:$Vd), (ins QPR:$Vm),
N3RegFrm, IIC_VMOV, "vmov", "$Vd, $Vm", "", []>;
N3RegFrm, IIC_VMOV, "vmov", "$Vd, $Vm", "", []> {
let Vn{4-0} = Vm{4-0};
}
// Pseudo vector move instructions for QQ and QQQQ registers. This should
// be expanded after register allocation is completed.