maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

ARM itinerary properties. 

llvm-svn: 157980
This commit is contained in:
Andrew Trick 2012-06-05 03:44:43 +00:00
parent 73d7736b17
commit b2680c718f
3 changed files with 10 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
llvm/lib/Target/ARM/ARMScheduleA8.td
View File

@ -22,7 +22,11 @@ def A8_NLSPipe : FuncUnit; // NEON LS pipe
// //
// Dual issue pipeline represented by A8_Pipe0 | A8_Pipe1 // Dual issue pipeline represented by A8_Pipe0 | A8_Pipe1
// //
def CortexA8Itineraries : ProcessorItineraries< def CortexA8Itineraries : MultiIssueItineraries<
2, // IssueWidth
-1, // MinLatency - OperandCycles are interpreted as MinLatency.
2, // LoadLatency - overriden by OperandCycles.
10, // HighLatency - currently unused.
[A8_Pipe0, A8_Pipe1, A8_LSPipe, A8_NPipe, A8_NLSPipe], [A8_Pipe0, A8_Pipe1, A8_LSPipe, A8_NPipe, A8_NLSPipe],
[], [ [], [
// Two fully-pipelined integer ALU pipelines // Two fully-pipelined integer ALU pipelines

6
llvm/lib/Target/ARM/ARMScheduleA9.td
View File

@ -31,7 +31,11 @@ def A9_DRegsN : FuncUnit; // FP register set, NEON side
// Bypasses // Bypasses
def A9_LdBypass : Bypass; def A9_LdBypass : Bypass;
def CortexA9Itineraries : ProcessorItineraries< def CortexA9Itineraries : MultiIssueItineraries<
2, // IssueWidth - FIXME: A9_Issue0, A9_Issue1 are now redundant.
0, // MinLatency - FIXME: for misched, remove InstrStage for OOO operations.
2, // LoadLatency - optimistic, assumes bypass, overriden by OperandCycles.
10, // HighLatency - currently unused.
[A9_Issue0, A9_Issue1, A9_Branch, A9_ALU0, A9_ALU1, A9_AGU, A9_NPipe, A9_MUX0, [A9_Issue0, A9_Issue1, A9_Branch, A9_ALU0, A9_ALU1, A9_AGU, A9_NPipe, A9_MUX0,
A9_LSUnit, A9_DRegsVFP, A9_DRegsN], A9_LSUnit, A9_DRegsVFP, A9_DRegsN],
[A9_LdBypass], [ [A9_LdBypass], [

20
llvm/lib/Target/ARM/ARMSubtarget.cpp
View File

@ -100,9 +100,6 @@ ARMSubtarget::ARMSubtarget(const std::string &TT, const std::string &CPU,
// Initialize scheduling itinerary for the specified CPU. // Initialize scheduling itinerary for the specified CPU.
InstrItins = getInstrItineraryForCPU(CPUString); InstrItins = getInstrItineraryForCPU(CPUString);
// After parsing Itineraries, set ItinData.IssueWidth.
computeIssueWidth();
if ((TT.find("eabi") != std::string::npos) || (isTargetIOS() && isMClass())) if ((TT.find("eabi") != std::string::npos) || (isTargetIOS() && isMClass()))
// FIXME: We might want to separate AAPCS and EABI. Some systems, e.g. // FIXME: We might want to separate AAPCS and EABI. Some systems, e.g.
// Darwin-EABI conforms to AACPS but not the rest of EABI. // Darwin-EABI conforms to AACPS but not the rest of EABI.
@ -193,23 +190,6 @@ unsigned ARMSubtarget::getMispredictionPenalty() const {
return 10; return 10;
} }
void ARMSubtarget::computeIssueWidth() {
unsigned allStage1Units = 0;
for (const InstrItinerary *itin = InstrItins.Itineraries;
itin->FirstStage != ~0U; ++itin) {
const InstrStage *IS = InstrItins.Stages + itin->FirstStage;
allStage1Units |= IS->getUnits();
}
InstrItins.Props.IssueWidth = 0;
while (allStage1Units) {
++InstrItins.Props.IssueWidth;
// clear the lowest bit
allStage1Units ^= allStage1Units & ~(allStage1Units - 1);
}
assert(InstrItins.Props.IssueWidth <= 2 &&
"itinerary bug, too many stage 1 units");
}
bool ARMSubtarget::enablePostRAScheduler( bool ARMSubtarget::enablePostRAScheduler(
CodeGenOpt::Level OptLevel, CodeGenOpt::Level OptLevel,
TargetSubtargetInfo::AntiDepBreakMode& Mode, TargetSubtargetInfo::AntiDepBreakMode& Mode,