From af93ca63c3ba7d50e696b20d3c53d9cbf14769b4 Mon Sep 17 00:00:00 2001
From: Jinsong Ji <jji@us.ibm.com>
Date: Wed, 14 Aug 2019 14:53:05 +0000
Subject: [PATCH] [PowerPC][NFC] Add test for build all one vector with
 different types.

build-vector-tests.ll is far too big, split such type tests for single
buildvector into new file.

llvm-svn: 368859
---
 .../CodeGen/PowerPC/build-vector-allones.ll   | 109 ++++++++++++++++++
 1 file changed, 109 insertions(+)
 create mode 100644 llvm/test/CodeGen/PowerPC/build-vector-allones.ll

diff --git a/llvm/test/CodeGen/PowerPC/build-vector-allones.ll b/llvm/test/CodeGen/PowerPC/build-vector-allones.ll
new file mode 100644
index 000000000000..1a4ad1e12353
--- /dev/null
+++ b/llvm/test/CodeGen/PowerPC/build-vector-allones.ll
@@ -0,0 +1,109 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mcpu=pwr7 -ppc-asm-full-reg-names -verify-machineinstrs \
+; RUN:   -mtriple=powerpc64-unknown-unknown < %s | FileCheck %s \
+; RUN:   -check-prefix=P7BE
+; RUN: llc -mcpu=pwr8 -ppc-asm-full-reg-names -verify-machineinstrs \
+; RUN:   -mtriple=powerpc64le-unknown-unknown < %s | FileCheck %s \
+; RUN:   -check-prefix=P8LE
+; RUN: llc -mcpu=pwr9 -ppc-asm-full-reg-names -verify-machineinstrs \
+; RUN:   -mtriple=powerpc64le-unknown-unknown < %s | FileCheck %s \
+; RUN:   -check-prefix=P9LE
+
+; FIXME: P7BE for i128 looks wrong.
+define <1 x i128> @One1i128() {
+; P7BE-LABEL: One1i128:
+; P7BE:       # %bb.0: # %entry
+; P7BE-NEXT:    li r3, -1
+; P7BE-NEXT:    li r4, -1
+; P7BE-NEXT:    blr
+;
+; P8LE-LABEL: One1i128:
+; P8LE:       # %bb.0: # %entry
+; P8LE-NEXT:    vspltisb v2, -1
+; P8LE-NEXT:    blr
+;
+; P9LE-LABEL: One1i128:
+; P9LE:       # %bb.0: # %entry
+; P9LE-NEXT:    xxspltib vs34, 255
+; P9LE-NEXT:    blr
+entry:
+  ret <1 x i128> <i128 -1>
+}
+
+define <2 x i64> @One2i64() {
+; P7BE-LABEL: One2i64:
+; P7BE:       # %bb.0: # %entry
+; P7BE-NEXT:    addis r3, r2, .LCPI1_0@toc@ha
+; P7BE-NEXT:    addi r3, r3, .LCPI1_0@toc@l
+; P7BE-NEXT:    lxvd2x vs34, 0, r3
+; P7BE-NEXT:    blr
+;
+; P8LE-LABEL: One2i64:
+; P8LE:       # %bb.0: # %entry
+; P8LE-NEXT:    vspltisb v2, -1
+; P8LE-NEXT:    blr
+;
+; P9LE-LABEL: One2i64:
+; P9LE:       # %bb.0: # %entry
+; P9LE-NEXT:    xxspltib vs34, 255
+; P9LE-NEXT:    blr
+entry:
+  ret <2 x i64> <i64 -1, i64 -1>
+}
+
+define <4 x i32> @One4i32() {
+; P7BE-LABEL: One4i32:
+; P7BE:       # %bb.0: # %entry
+; P7BE-NEXT:    vspltisb v2, -1
+; P7BE-NEXT:    blr
+;
+; P8LE-LABEL: One4i32:
+; P8LE:       # %bb.0: # %entry
+; P8LE-NEXT:    vspltisb v2, -1
+; P8LE-NEXT:    blr
+;
+; P9LE-LABEL: One4i32:
+; P9LE:       # %bb.0: # %entry
+; P9LE-NEXT:    xxspltib vs34, 255
+; P9LE-NEXT:    blr
+entry:
+  ret <4 x i32> <i32 -1, i32 -1, i32 -1, i32 -1>
+}
+
+define <8 x i16> @One8i16() {
+; P7BE-LABEL: One8i16:
+; P7BE:       # %bb.0: # %entry
+; P7BE-NEXT:    vspltisb v2, -1
+; P7BE-NEXT:    blr
+;
+; P8LE-LABEL: One8i16:
+; P8LE:       # %bb.0: # %entry
+; P8LE-NEXT:    vspltisb v2, -1
+; P8LE-NEXT:    blr
+;
+; P9LE-LABEL: One8i16:
+; P9LE:       # %bb.0: # %entry
+; P9LE-NEXT:    xxspltib vs34, 255
+; P9LE-NEXT:    blr
+entry:
+  ret <8 x i16> <i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1, i16 -1>
+}
+
+define <16 x i8> @One16i8() {
+; P7BE-LABEL: One16i8:
+; P7BE:       # %bb.0: # %entry
+; P7BE-NEXT:    vspltisb v2, -1
+; P7BE-NEXT:    blr
+;
+; P8LE-LABEL: One16i8:
+; P8LE:       # %bb.0: # %entry
+; P8LE-NEXT:    vspltisb v2, -1
+; P8LE-NEXT:    blr
+;
+; P9LE-LABEL: One16i8:
+; P9LE:       # %bb.0: # %entry
+; P9LE-NEXT:    xxspltib vs34, 255
+; P9LE-NEXT:    blr
+entry:
+  ret <16 x i8> <i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1, i8 -1>
+}