maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[RISCV][NFC] Remove useless code 

Reviewed By: craig.topper, asb

Differential Revision: https://reviews.llvm.org/D119317
This commit is contained in:
Lian Wang 2022-02-09 19:16:35 +08:00 committed by Ben Shi
parent 8aa122081f
commit af2cd94555
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
llvm/lib/Target/RISCV/RISCVInstrInfoZb.td
View File

@ -521,9 +521,6 @@ def MAXU : ALU_rr<0b0000101, 0b111, "maxu">,
Sched<[WriteIALU, ReadIALU, ReadIALU]>;
} // Predicates = [HasStdExtZbb]
let Predicates = [HasStdExtZbp] in {
} // Predicates = [HasStdExtZbp]
let Predicates = [HasStdExtZbe] in {
// NOTE: These mnemonics are from the 0.94 spec. There is a name conflict with
// bext in the 0.93 spec.
@ -606,7 +603,7 @@ def BREV8 : RVBUnary<0b0110100, 0b00111, 0b101, OPC_OP_IMM, "brev8">;
let Predicates = [HasStdExtZbpOrZbkb, IsRV32] in {
def ZIP_RV32 : RVBUnary<0b0000100, 0b01111, 0b001, OPC_OP_IMM, "zip">;
def UNZIP_RV32 : RVBUnary<0b0000100, 0b01111, 0b101, OPC_OP_IMM, "unzip">;
} // Predicates = [HasStdExtZbkb, IsRV32]
} // Predicates = [HasStdExtZbpOrZbkb, IsRV32]
//===----------------------------------------------------------------------===//