maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

[InstCombine] Regenerate test checks (NFC)

This commit is contained in:
Nikita Popov 2020-09-10 18:51:34 +02:00
parent d4bf90271f
commit adb738899e
3 changed files with 21 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
llvm/test/Transforms/InstCombine/rem.ll
View File

@ -49,9 +49,9 @@ define i8 @big_divisor(i8 %x) {
define i5 @biggest_divisor(i5 %x) { define i5 @biggest_divisor(i5 %x) {
; CHECK-LABEL: @biggest_divisor( ; CHECK-LABEL: @biggest_divisor(
; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i5 [[X:%.*]], -1 ; CHECK-NEXT: [[DOTNOT:%.*]] = icmp eq i5 [[X:%.*]], -1
; CHECK-NEXT: [[TMP2:%.*]] = zext i1 [[TMP1]] to i5 ; CHECK-NEXT: [[TMP1:%.*]] = zext i1 [[DOTNOT]] to i5
; CHECK-NEXT: [[REM:%.*]] = add i5 [[TMP2]], [[X]] ; CHECK-NEXT: [[REM:%.*]] = add i5 [[TMP1]], [[X]]
; CHECK-NEXT: ret i5 [[REM]] ; CHECK-NEXT: ret i5 [[REM]]
; ;
%rem = urem i5 %x, -1 %rem = urem i5 %x, -1
@ -128,8 +128,8 @@ define i8 @urem2(i8 %x, i8 %y) {
define i8 @urem3(i8 %x) { define i8 @urem3(i8 %x) {
; CHECK-LABEL: @urem3( ; CHECK-LABEL: @urem3(
; CHECK-NEXT: [[TMP1:%.*]] = urem i8 [[X:%.*]], 3 ; CHECK-NEXT: [[TMP1:%.*]] = urem i8 [[X:%.*]], 3
; CHECK-NEXT: [[B1:%.*]] = sub i8 [[X]], [[TMP1]] ; CHECK-NEXT: [[B_NEG:%.*]] = sub i8 [[X]], [[TMP1]]
; CHECK-NEXT: [[C:%.*]] = add i8 [[B1]], [[X]] ; CHECK-NEXT: [[C:%.*]] = add i8 [[B_NEG]], [[X]]
; CHECK-NEXT: ret i8 [[C]] ; CHECK-NEXT: ret i8 [[C]]
; ;
%A = udiv i8 %x, 3 %A = udiv i8 %x, 3
@ -377,10 +377,10 @@ define i32 @test17(i32 %X) {
define i32 @test18(i16 %x, i32 %y) { define i32 @test18(i16 %x, i32 %y) {
; CHECK-LABEL: @test18( ; CHECK-LABEL: @test18(
; CHECK-NEXT: [[TMP1:%.*]] = and i16 [[X:%.*]], 4 ; CHECK-NEXT: [[TMP1:%.*]] = and i16 [[X:%.*]], 4
; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i16 [[TMP1]], 0 ; CHECK-NEXT: [[DOTNOT:%.*]] = icmp eq i16 [[TMP1]], 0
; CHECK-NEXT: [[TMP3:%.*]] = select i1 [[TMP2]], i32 63, i32 31 ; CHECK-NEXT: [[TMP2:%.*]] = select i1 [[DOTNOT]], i32 63, i32 31
; CHECK-NEXT: [[TMP4:%.*]] = and i32 [[TMP3]], [[Y:%.*]] ; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[TMP2]], [[Y:%.*]]
; CHECK-NEXT: ret i32 [[TMP4]] ; CHECK-NEXT: ret i32 [[TMP3]]
; ;
%1 = and i16 %x, 4 %1 = and i16 %x, 4
%2 = icmp ne i16 %1, 0 %2 = icmp ne i16 %1, 0
@ -477,10 +477,10 @@ define i32 @test21(i1 %c0, i32* %p) {
; CHECK-NEXT: br i1 [[C0:%.*]], label [[IF_THEN:%.*]], label [[IF_END:%.*]] ; CHECK-NEXT: br i1 [[C0:%.*]], label [[IF_THEN:%.*]], label [[IF_END:%.*]]
; CHECK: if.then: ; CHECK: if.then:
; CHECK-NEXT: [[V:%.*]] = load volatile i32, i32* [[P:%.*]], align 4 ; CHECK-NEXT: [[V:%.*]] = load volatile i32, i32* [[P:%.*]], align 4
; CHECK-NEXT: [[PHITMP:%.*]] = srem i32 [[V]], 5 ; CHECK-NEXT: [[PHI_BO:%.*]] = srem i32 [[V]], 5
; CHECK-NEXT: br label [[IF_END]] ; CHECK-NEXT: br label [[IF_END]]
; CHECK: if.end: ; CHECK: if.end:
; CHECK-NEXT: [[LHS:%.*]] = phi i32 [ [[PHITMP]], [[IF_THEN]] ], [ 0, [[ENTRY:%.*]] ] ; CHECK-NEXT: [[LHS:%.*]] = phi i32 [ [[PHI_BO]], [[IF_THEN]] ], [ 0, [[ENTRY:%.*]] ]
; CHECK-NEXT: ret i32 [[LHS]] ; CHECK-NEXT: ret i32 [[LHS]]
; ;
entry: entry:
@ -606,10 +606,10 @@ define i32 @pr27968_3(i1 %c0, i1 %always_false, i32* %p) {
; CHECK-NEXT: br i1 [[C0:%.*]], label [[IF_THEN:%.*]], label [[IF_END:%.*]] ; CHECK-NEXT: br i1 [[C0:%.*]], label [[IF_THEN:%.*]], label [[IF_END:%.*]]
; CHECK: if.then: ; CHECK: if.then:
; CHECK-NEXT: [[V:%.*]] = load volatile i32, i32* [[P:%.*]], align 4 ; CHECK-NEXT: [[V:%.*]] = load volatile i32, i32* [[P:%.*]], align 4
; CHECK-NEXT: [[PHITMP:%.*]] = and i32 [[V]], 2147483647 ; CHECK-NEXT: [[PHI_BO:%.*]] = and i32 [[V]], 2147483647
; CHECK-NEXT: br label [[IF_END]] ; CHECK-NEXT: br label [[IF_END]]
; CHECK: if.end: ; CHECK: if.end:
; CHECK-NEXT: [[LHS:%.*]] = phi i32 [ [[PHITMP]], [[IF_THEN]] ], [ 5, [[ENTRY:%.*]] ] ; CHECK-NEXT: [[LHS:%.*]] = phi i32 [ [[PHI_BO]], [[IF_THEN]] ], [ 5, [[ENTRY:%.*]] ]
; CHECK-NEXT: br i1 [[ALWAYS_FALSE:%.*]], label [[REM_IS_SAFE:%.*]], label [[REM_IS_UNSAFE:%.*]] ; CHECK-NEXT: br i1 [[ALWAYS_FALSE:%.*]], label [[REM_IS_SAFE:%.*]], label [[REM_IS_UNSAFE:%.*]]
; CHECK: rem.is.safe: ; CHECK: rem.is.safe:
; CHECK-NEXT: ret i32 [[LHS]] ; CHECK-NEXT: ret i32 [[LHS]]

12
llvm/test/Transforms/InstCombine/select-binop-cmp.ll
View File

@ -18,8 +18,8 @@ define i32 @select_xor_icmp(i32 %x, i32 %y, i32 %z) {
define i32 @select_xor_icmp2(i32 %x, i32 %y, i32 %z) { define i32 @select_xor_icmp2(i32 %x, i32 %y, i32 %z) {
; CHECK-LABEL: @select_xor_icmp2( ; CHECK-LABEL: @select_xor_icmp2(
; CHECK-NEXT: [[A:%.*]] = icmp eq i32 [[X:%.*]], 0 ; CHECK-NEXT: [[A_NOT:%.*]] = icmp eq i32 [[X:%.*]], 0
; CHECK-NEXT: [[C:%.*]] = select i1 [[A]], i32 [[Z:%.*]], i32 [[Y:%.*]] ; CHECK-NEXT: [[C:%.*]] = select i1 [[A_NOT]], i32 [[Z:%.*]], i32 [[Y:%.*]]
; CHECK-NEXT: ret i32 [[C]] ; CHECK-NEXT: ret i32 [[C]]
; ;
%A = icmp ne i32 %x, 0 %A = icmp ne i32 %x, 0
@ -527,9 +527,9 @@ define i32 @select_xor_fcmp_bad_4(i32 %x, i32 %y, i32 %z, float %k) {
define i32 @select_xor_icmp_bad_5(i32 %x, i32 %y, i32 %z) { define i32 @select_xor_icmp_bad_5(i32 %x, i32 %y, i32 %z) {
; CHECK-LABEL: @select_xor_icmp_bad_5( ; CHECK-LABEL: @select_xor_icmp_bad_5(
; CHECK-NEXT: [[A:%.*]] = icmp eq i32 [[X:%.*]], 0 ; CHECK-NEXT: [[A_NOT:%.*]] = icmp eq i32 [[X:%.*]], 0
; CHECK-NEXT: [[B:%.*]] = xor i32 [[X]], [[Z:%.*]] ; CHECK-NEXT: [[B:%.*]] = xor i32 [[X]], [[Z:%.*]]
; CHECK-NEXT: [[C:%.*]] = select i1 [[A]], i32 [[Y:%.*]], i32 [[B]] ; CHECK-NEXT: [[C:%.*]] = select i1 [[A_NOT]], i32 [[Y:%.*]], i32 [[B]]
; CHECK-NEXT: ret i32 [[C]] ; CHECK-NEXT: ret i32 [[C]]
; ;
%A = icmp ne i32 %x, 0 %A = icmp ne i32 %x, 0
@ -540,9 +540,9 @@ define i32 @select_xor_icmp_bad_5(i32 %x, i32 %y, i32 %z) {
define i32 @select_xor_icmp_bad_6(i32 %x, i32 %y, i32 %z) { define i32 @select_xor_icmp_bad_6(i32 %x, i32 %y, i32 %z) {
; CHECK-LABEL: @select_xor_icmp_bad_6( ; CHECK-LABEL: @select_xor_icmp_bad_6(
; CHECK-NEXT: [[A:%.*]] = icmp eq i32 [[X:%.*]], 1 ; CHECK-NEXT: [[A_NOT:%.*]] = icmp eq i32 [[X:%.*]], 1
; CHECK-NEXT: [[B:%.*]] = xor i32 [[X]], [[Z:%.*]] ; CHECK-NEXT: [[B:%.*]] = xor i32 [[X]], [[Z:%.*]]
; CHECK-NEXT: [[C:%.*]] = select i1 [[A]], i32 [[B]], i32 [[Y:%.*]] ; CHECK-NEXT: [[C:%.*]] = select i1 [[A_NOT]], i32 [[B]], i32 [[Y:%.*]]
; CHECK-NEXT: ret i32 [[C]] ; CHECK-NEXT: ret i32 [[C]]
; ;
%A = icmp ne i32 %x, 1 %A = icmp ne i32 %x, 1

4
llvm/test/Transforms/InstCombine/select.ll
View File

@ -1924,8 +1924,8 @@ define i32 @select_dominance_chain(i1 %cond, i32 %x, i32 %y) {
; CHECK: if.false.3: ; CHECK: if.false.3:
; CHECK-NEXT: br label [[MERGE_3]] ; CHECK-NEXT: br label [[MERGE_3]]
; CHECK: merge.3: ; CHECK: merge.3:
; CHECK-NEXT: [[S_3:%.*]] = phi i32 [ [[Y:%.*]], [[IF_FALSE_3]] ], [ [[X:%.*]], [[IF_TRUE_3]] ] ; CHECK-NEXT: [[S_1:%.*]] = phi i32 [ [[Y:%.*]], [[IF_FALSE_3]] ], [ [[X:%.*]], [[IF_TRUE_3]] ]
; CHECK-NEXT: [[SUM_2:%.*]] = mul i32 [[S_3]], 3 ; CHECK-NEXT: [[SUM_2:%.*]] = mul i32 [[S_1]], 3
; CHECK-NEXT: ret i32 [[SUM_2]] ; CHECK-NEXT: ret i32 [[SUM_2]]
; ;
entry: entry: