maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

fix typos in comments and error messages; NFC 

llvm-svn: 307533
This commit is contained in:
Hiroshi Inoue 2017-07-10 12:44:25 +00:00
parent 730f2f9bb6
commit a86c920b1e
5 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Analysis/DependenceAnalysis.cpp
View File

@ -3372,7 +3372,7 @@ DependenceInfo::depends(Instruction *Src, Instruction *Dst,
if (Delinearize && CommonLevels > 1) {
if (tryDelinearize(Src, Dst, Pair)) {
DEBUG(dbgs() << " delinerized GEP\n");
DEBUG(dbgs() << " delinearized GEP\n");
Pairs = Pair.size();
}
}
@ -3797,7 +3797,7 @@ const SCEV *DependenceInfo::getSplitIteration(const Dependence &Dep,
if (Delinearize && CommonLevels > 1) {
if (tryDelinearize(Src, Dst, Pair)) {
DEBUG(dbgs() << " delinerized GEP\n");
DEBUG(dbgs() << " delinearized GEP\n");
Pairs = Pair.size();
}
}

2
llvm/lib/CodeGen/RegAllocGreedy.cpp
View File

@ -2458,7 +2458,7 @@ void RAGreedy::tryHintRecoloring(LiveInterval &VirtReg) {
do {
Reg = RecoloringCandidates.pop_back_val();
// We cannot recolor physcal register.
// We cannot recolor physical register.
if (TargetRegisterInfo::isPhysicalRegister(Reg))
continue;

2
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -11401,7 +11401,7 @@ namespace {
/// Shift = srl Ty1 Origin, CstTy Amount
/// Inst = trunc Shift to Ty2
///
/// Then, it will be rewriten into:
/// Then, it will be rewritten into:
/// Slice = load SliceTy, Base + SliceOffset
/// [Inst = zext Slice to Ty2], only if SliceTy <> Ty2
///

2
llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
View File

@ -589,7 +589,7 @@ void InstrEmitter::EmitSubregNode(SDNode *Node,
} else
AddOperand(MIB, N0, 0, nullptr, VRBaseMap, /*IsDebug=*/false,
IsClone, IsCloned);
// Add the subregster being inserted
// Add the subregister being inserted
AddOperand(MIB, N1, 0, nullptr, VRBaseMap, /*IsDebug=*/false,
IsClone, IsCloned);
MIB.addImm(SubIdx);

6
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
View File

@ -6426,7 +6426,7 @@ PPCTargetLowering::LowerGET_DYNAMIC_AREA_OFFSET(SDValue Op,
SelectionDAG &DAG) const {
SDLoc dl(Op);
// Get the corect type for integers.
// Get the correct type for integers.
EVT IntVT = Op.getValueType();
// Get the inputs.
@ -6443,7 +6443,7 @@ SDValue PPCTargetLowering::LowerSTACKRESTORE(SDValue Op,
// When we pop the dynamic allocation we need to restore the SP link.
SDLoc dl(Op);
// Get the corect type for pointers.
// Get the correct type for pointers.
EVT PtrVT = getPointerTy(DAG.getDataLayout());
// Construct the stack pointer operand.
@ -6518,7 +6518,7 @@ SDValue PPCTargetLowering::LowerDYNAMIC_STACKALLOC(SDValue Op,
SDValue Size = Op.getOperand(1);
SDLoc dl(Op);
// Get the corect type for pointers.
// Get the correct type for pointers.
EVT PtrVT = getPointerTy(DAG.getDataLayout());
// Negate the size.
SDValue NegSize = DAG.getNode(ISD::SUB, dl, PtrVT,