forked from OSchip/llvm-project
parent
b4e1687270
commit
a81e1cab04
|
@ -216,7 +216,8 @@ public:
|
|||
|
||||
/// getRegClassVirtRegs - Return the list of virtual registers of the given
|
||||
/// target register class.
|
||||
std::vector<unsigned> &getRegClassVirtRegs(const TargetRegisterClass *RC) {
|
||||
const std::vector<unsigned> &
|
||||
getRegClassVirtRegs(const TargetRegisterClass *RC) const {
|
||||
return RegClass2VRegMap[RC->getID()];
|
||||
}
|
||||
|
||||
|
|
|
@ -1154,7 +1154,7 @@ PreAllocSplitting::SplitRegLiveIntervals(const TargetRegisterClass **RCs,
|
|||
// codegen is not modelling. Ignore these barriers for now.
|
||||
if (!TII->isSafeToMoveRegClassDefs(*RC))
|
||||
continue;
|
||||
std::vector<unsigned> &VRs = MRI->getRegClassVirtRegs(*RC);
|
||||
const std::vector<unsigned> &VRs = MRI->getRegClassVirtRegs(*RC);
|
||||
for (unsigned i = 0, e = VRs.size(); i != e; ++i) {
|
||||
unsigned Reg = VRs[i];
|
||||
if (!LIs->hasInterval(Reg))
|
||||
|
|
Loading…
Reference in New Issue