forked from OSchip/llvm-project
[X86] Rename 256-bit VFRCZ instructions to have the Y before the rr/rm to match other instructions. NFC
llvm-svn: 323304
This commit is contained in:
parent
fd68c2d0ae
commit
a55ac7b790
|
@ -842,9 +842,9 @@ X86InstrInfo::X86InstrInfo(X86Subtarget &STI)
|
|||
|
||||
// XOP foldable instructions
|
||||
{ X86::VFRCZPDrr, X86::VFRCZPDrm, 0 },
|
||||
{ X86::VFRCZPDrrY, X86::VFRCZPDrmY, 0 },
|
||||
{ X86::VFRCZPDYrr, X86::VFRCZPDYrm, 0 },
|
||||
{ X86::VFRCZPSrr, X86::VFRCZPSrm, 0 },
|
||||
{ X86::VFRCZPSrrY, X86::VFRCZPSrmY, 0 },
|
||||
{ X86::VFRCZPSYrr, X86::VFRCZPSYrm, 0 },
|
||||
{ X86::VFRCZSDrr, X86::VFRCZSDrm, 0 },
|
||||
{ X86::VFRCZSSrr, X86::VFRCZSSrm, 0 },
|
||||
{ X86::VPHADDBDrr, X86::VPHADDBDrm, 0 },
|
||||
|
|
|
@ -64,10 +64,10 @@ multiclass xop2op128<bits<8> opc, string OpcodeStr, Intrinsic Int,
|
|||
|
||||
multiclass xop2op256<bits<8> opc, string OpcodeStr, Intrinsic Int,
|
||||
PatFrag memop> {
|
||||
def rrY : IXOP<opc, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
||||
def Yrr : IXOP<opc, MRMSrcReg, (outs VR256:$dst), (ins VR256:$src),
|
||||
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
||||
[(set VR256:$dst, (Int VR256:$src))]>, XOP, VEX_L, Sched<[WriteFAdd]>;
|
||||
def rmY : IXOP<opc, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
||||
def Yrm : IXOP<opc, MRMSrcMem, (outs VR256:$dst), (ins f256mem:$src),
|
||||
!strconcat(OpcodeStr, "\t{$src, $dst|$dst, $src}"),
|
||||
[(set VR256:$dst, (Int (bitconvert (memop addr:$src))))]>, XOP, VEX_L,
|
||||
Sched<[WriteFAddLd, ReadAfterLd]>;
|
||||
|
|
Loading…
Reference in New Issue