maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Fixed typos in tests: s/CHEKC/CHECK/ 

Reviewers: ilya-biryukov

Subscribers: nemanjai, javed.absar, jsji, cfe-commits, llvm-commits

Tags: #clang, #llvm

Differential Revision: https://reviews.llvm.org/D58611

llvm-svn: 354785
This commit is contained in:
Dmitri Gribenko 2019-02-25 13:41:59 +00:00
parent 42bf2dd629
commit a3a3964f98
6 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
clang/test/CodeGenObjC/dllstorage.m
View File

@ -85,7 +85,7 @@ __declspec(dllimport)
}
@end
// CHEKC-FW-DAG: @_OBJC_CLASS_M = external dllimport global i32
// CHECK-FW-DAG: @_OBJC_CLASS_M = external dllimport global i32
// CHECK-IR-DAG: @"OBJC_IVAR_$_M._ivar" = external dllimport global i32

2
clang/test/CodeGenObjC/gnustep2-category-protocol.m
View File

@ -5,7 +5,7 @@
// to a protocol in a binary.
// CHECK: @._OBJC_PROTOCOL_Y = global
// CHEKC-SAME: section "__objc_protocols", comdat, align 8
// CHECK-SAME: section "__objc_protocols", comdat, align 8
@interface X

2
llvm/test/CodeGen/AArch64/nonlazybind.ll
View File

@ -18,7 +18,7 @@ define void @test_laziness() {
; CHECK-NORMAL-LABEL: test_laziness:
; CHECK-NORMAL: bl _local
; CHEKC-NORMAL: bl _nonlocal
; CHECK-NORMAL: bl _nonlocal
call void @local()
call void @nonlocal()

2
llvm/test/CodeGen/ARM/cmpxchg.mir
View File

@ -10,7 +10,7 @@ body: |
; CHECK: bb.0:
; CHECK: liveins: $r0_r1, $r4_r5, $r3, $lr
; CHECK: bb.1:
; CHEKC: liveins: $r4_r5, $r3
; CHECK: liveins: $r4_r5, $r3
; CHECK: $r0_r1 = LDREXD $r3, 14, $noreg
; CHECK: CMPrr killed $r0, $r4, 14, $noreg, implicit-def $cpsr
; CHECK: CMPrr killed $r1, $r5, 0, killed $cpsr, implicit-def $cpsr

2
llvm/test/CodeGen/ARM/peephole-phi.mir
View File

@ -44,7 +44,7 @@ body: |
# CHECK-LABEL: name: func1
# CHECK: %6:spr = PHI %0, %bb.1, %2, %bb.2
# CHEKC: %7:spr = COPY %6
# CHECK: %7:spr = COPY %6
---
name: func1
tracksRegLiveness: true

2
llvm/test/CodeGen/PowerPC/scavenging.mir
View File

@ -157,7 +157,7 @@ body: |
# CHECK: [[REG]] = LIS8 0
# CHECK: [[REG]] = ORI8 killed [[REG]], 48
# CHECK: NOP implicit killed [[REG]]
# CHEKC: [[REG]] = LD{{.*}}(load 8 from %stack.{{[0-9]+}})
# CHECK: [[REG]] = LD{{.*}}(load 8 from %stack.{{[0-9]+}})
name: spill_at_begin
tracksRegLiveness: true
stack: