maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity

Implement asmprinting for odd-even regpairs 

llvm-svn: 75974
This commit is contained in:
Anton Korobeynikov 2009-07-16 14:04:01 +00:00
parent ec66c122e0
commit a2afc692f6
3 changed files with 29 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
llvm/lib/Target/SystemZ/AsmPrinter/SystemZAsmPrinter.cpp
View File

@ -181,11 +181,22 @@ void SystemZAsmPrinter::printOperand(const MachineInstr *MI, int OpNum,
const char* Modifier) { const char* Modifier) {
const MachineOperand &MO = MI->getOperand(OpNum); const MachineOperand &MO = MI->getOperand(OpNum);
switch (MO.getType()) { switch (MO.getType()) {
case MachineOperand::MO_Register: case MachineOperand::MO_Register: {
assert (TargetRegisterInfo::isPhysicalRegister(MO.getReg()) && assert (TargetRegisterInfo::isPhysicalRegister(MO.getReg()) &&
"Virtual registers should be already mapped!"); "Virtual registers should be already mapped!");
O << '%' << TM.getRegisterInfo()->get(MO.getReg()).AsmName; unsigned Reg = MO.getReg();
if (Modifier && strncmp(Modifier, "subreg", 6) == 0) {
if (strncmp(Modifier + 7, "even", 4) == 0)
Reg = TRI->getSubReg(Reg, SystemZ::SUBREG_EVEN);
else if (strncmp(Modifier + 7, "odd", 3) == 0)
Reg = TRI->getSubReg(Reg, SystemZ::SUBREG_ODD);
else
assert(0 && "Invalid subreg modifier");
}
O << '%' << TRI->getAsmName(Reg);
return; return;
}
case MachineOperand::MO_Immediate: case MachineOperand::MO_Immediate:
O << MO.getImm(); O << MO.getImm();
return; return;

14
llvm/lib/Target/SystemZ/SystemZInstrInfo.td
View File

@ -366,14 +366,14 @@ def MOV64rr : Pseudo<(outs GR64:$dst), (ins GR64:$src),
"lgr\t{$dst, $src}", "lgr\t{$dst, $src}",
[]>; []>;
def MOV128rr : Pseudo<(outs GR128:$dst), (ins GR128:$src), def MOV128rr : Pseudo<(outs GR128:$dst), (ins GR128:$src),
"# MOV128 PSEUDO!" "# MOV128 PSEUDO!\n"
"lgr\t{$dst:subreg_odd, $src:subreg_odd}\n" "\tlgr\t${dst:subreg_odd}, ${src:subreg_odd}\n"
"lgr\t{$dst:subreg_even, $src:subreg_even}", "\tlgr\t${dst:subreg_even}, ${src:subreg_even}",
[]>; []>;
def MOV64rrP : Pseudo<(outs GR64P:$dst), (ins GR64P:$src), def MOV64rrP : Pseudo<(outs GR64P:$dst), (ins GR64P:$src),
"# MOV64P PSEUDO!" "# MOV64P PSEUDO!\n"
"lr\t{$dst:subreg_odd, $src:subreg_odd}\n" "\tlr\t${dst:subreg_odd}, ${src:subreg_odd}\n"
"lr\t{$dst:subreg_even, $src:subreg_even}", "\tlr\t${dst:subreg_even}, ${src:subreg_even}",
[]>; []>;
} }
@ -554,7 +554,7 @@ def ADD64rr : Pseudo<(outs GR64:$dst), (ins GR64:$src1, GR64:$src2),
// FIXME: Provide proper encoding! // FIXME: Provide proper encoding!
def ADD32ri16 : Pseudo<(outs GR32:$dst), (ins GR32:$src1, s16imm:$src2), def ADD32ri16 : Pseudo<(outs GR32:$dst), (ins GR32:$src1, s16imm:$src2),
"ahi\t{$dst, $src2:}", "ahi\t{$dst, $src2}",
[(set GR32:$dst, (add GR32:$src1, immSExt16:$src2)), [(set GR32:$dst, (add GR32:$src1, immSExt16:$src2)),
(implicit PSW)]>; (implicit PSW)]>;
def ADD32ri : Pseudo<(outs GR32:$dst), (ins GR32:$src1, s32imm:$src2), def ADD32ri : Pseudo<(outs GR32:$dst), (ins GR32:$src1, s32imm:$src2),

9
llvm/lib/Target/SystemZ/SystemZRegisterInfo.h
View File

@ -19,6 +19,15 @@
namespace llvm { namespace llvm {
namespace SystemZ {
/// SubregIndex - The index of various sized subregister classes. Note that
/// these indices must be kept in sync with the class indices in the
/// SystemZRegisterInfo.td file.
enum SubregIndex {
SUBREG_32BIT = 1, SUBREG_EVEN = 1, SUBREG_ODD = 2
};
}
class SystemZSubtarget; class SystemZSubtarget;
class TargetInstrInfo; class TargetInstrInfo;
class Type; class Type;